
## INTEGRATED CIRCUITS



Product specificationSupersedes data of 2003 Aug 07

2003 Oct 01



### SAA7824

#### CONTENTS

1	FEATURES
2	GENERAL DESCRIPTION
3	ORDERING INFORMATION
4	QUICK REFERENCE DATA
5	BLOCK DIAGRAM
6	PINNING
7	FUNCTIONAL DESCRIPTION
7.1	Data acquisition and HF data path
7.2	Decoder part
7.2.1	Principle operating modes of the decoder
7.2.2	Decoder speed and crystal frequency
7.2.3	Lock-to-disc mode
7.2.4	Standby modes
7.3	Crystal oscillator
7.4	Data slicer and bit clock regenerator
7.5	DC offset cancellation
7.5.1	Offset cancellation
7.5.2	Reading back the DC offset value
7.6	Demodulator
7.6.1	Frame sync protection
7.6.2	EFM demodulation
7.7	Subcode data processing
7.7.1	Q-channel processing
7.7.2	EIAJ 3 and 4-wire subcode (CD graphics)
	interface
7.7.3	V4 subcode interface
7.7.4	CD text interface
7.8	FIFO and error correction
7.8.1	Flags output (CFLG)
7.9	Audio functions
7.9.1	De-emphasis and phase linearity
7.9.2	Digital oversampling filter
7.9.3	Concealment
7.9.4	Mute, full-scale, attenuation and fade
7.9.5	Peak detector
7.10	Audio DAC interface
7.10.1	Internal dynamic element matching
	digital-to-analog converter
7.10.2	External DAC interface
7.11	EBU interface
7.11.1	Format
7.12	KILL features
7.12.1	The KILL circuit
7.12.2	Silence injection
7.13	Audio features off
7.14	The versatile pins interface
7.15	Spindle motor control
7.15.1	Motor output modes
7.15.2	Spindle motor operating modes

7.15.3	Loop characteristics
7.15.4	FIFO overflow
7.16	Servo part
7.16.1	Diode signal processing
7.16.2	Signal conditioning
7.16.3	Focus servo system
7.16.4	Radial servo system
7.16.5	Off-track counting
7.16.6	Track counting modes
7.16.7	Defect detection
7.16.8	Off-track detection
7.16.9	High-level features
7.16.10	Driver interface
7.16.11	Laser interface
7.17	Microcontroller interface
7.17.1	Microcontroller interface (4-wire bus mode)
7.17.2	Microcontroller interface (I <sup>2</sup> C-bus mode)
7.17.3	Decoder and shadow registers
7.17.4	Summary of functions controlled by decoder registers 0 to F
7.17.5	Summary of functions controlled by shadow
1.11.5	registers
7.17.6	Summary of servo commands
7.17.7	Summary of servo command parameters
8	SUMMARY OF SERVO COMMAND
0	PARAMETERS VALUES
9	LIMITING VALUES
10	CHARACTERISTICS
11	OPERATING CHARACTERISTICS
	(SUBCODE INTERFACE TIMING)
12	OPERATING CHARACTERISTICS (I <sup>2</sup> S-BUS
	TIMING)
13	OPERATING CHARACTERISTICS
	(MICROCONTROLLER INTERFACE TIMING)
14	APPLICATION INFORMATION
15	PACKAGE OUTLINE
16	SOLDERING
16.1	Introduction to soldering surface mount
	packages
16.2	Reflow soldering
16.3	Wave soldering
16.4	Manual soldering
16.5	Suitability of surface mount IC packages for
	wave and reflow soldering methods
17	DATA SHEET STATUS
18	DEFINITIONS
19	DISCLAIMERS
20	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS

## SAA7824

### 1 FEATURES

- Decoder and servo parts are based upon the SAA732X design (the original features are maintained)
- Software compatibility is maintained with the SAA732X by using a similar register structure (new features are controlled from new shadow registers)
- 1×, 2× and 4× speed
- LF (servo) signals converted to digital representations by 6 oversampling bitstream ADCs
- HF part summed from signals D1 to D4 and converted into a digital signal by a data slicer
- On-chip buffering and filtering of the diode signals from the mechanism for signal optimization
- Selectable DC offset cancellation of quiescent mechanism voltages and dark currents
- On-chip laser power control (up to 120 mA)
- Laser on/off control, including 'soft' start control (zero to nominal power in 1 ms)
- Monitor control and feedback circuit to maintain nominal output power throughout laser life
- Dynamic element matching DAC with minimum external components
- DAC performance of –80 dB Total Harmonic Distortion + Noise (THD + N) and 90 dB Signal-to-Noise Ratio (S/N) A-weighted
- Separate left and right channel digital silence detection available on the KILL pins
- Digital silence detection on internal data and loopback (external) data
- 5 versatile pins, 2 inputs and 3 outputs
- Integrated CD text decoder with separate microcontroller interface





- Dedicated 4 MHz or 12 MHz clock output for microcontroller (configurable)
- Configured for N-sub monitor diode
- On-chip clock multiplier allows the use of an 8.4672 MHz crystal or ceramic resonator
- The M1 version has an EBU mute function which allows independent muting of data being transmitted over the EBU interface whilst maintaining the SPDIF frame structure.

#### 2 GENERAL DESCRIPTION

This document covers versions M0 and M1 of the CD audio decoder IC.

The SAA7824 is a CD audio decoder IC which combines the function of the SAA732X IC with the pre-amplifier and laser control functions previously found in the TZA102X IC. The design is intended to reduce the external component count and hence the Bill Of Material (BOM).

Supply of this Compact Disc IC does not convey an implied license under any patent right to use this IC in any Compact Disc application.

### SAA7824

#### **3 ORDERING INFORMATION**


TYPE	PACKAGE							
NUMBER	NAME	NAME DESCRIPTION VERSION						
SAA7824HL	LQFP80	plastic low profile quad flat package; 80 leads; body $12 \times 12 \times 1.4$ mm	SOT315-1					

#### 4 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage		1.65	1.8	1.95	V
V <sub>DDA</sub>	analog supply voltage		3.0	3.3	3.6	V
I <sub>DD(tot)</sub>	total supply current	n = 1 mode	-	38	-	mA
		n = 2 mode	_	39	-	mA
		n = 4 mode	_	40	-	mA
f <sub>xtal</sub>	crystal frequency		_	8.4672	-	MHz
T <sub>amb</sub>	ambient temperature		0	-	70	°C
T <sub>stg</sub>	storage temperature		-55	-	+125	°C
S/N <sub>DAC</sub>	onboard DAC signal-to-noise ratio		-	90	-	dB

### SAA7824

### 5 BLOCK DIAGRAM



### SAA7824


#### 6 PINNING

SYMBOL	PIN	I/O	DESCRIPTION
LFPOWER	1	I	laser power supply
EXFILTER	2	0	10 nF capacitor for laser start-up control
MONITOR	3	I	laser monitor diode
SENSE	4	I	OPU ground reference point for MONITOR measurement
V <sub>SSA1</sub>	5	SUP	analog ground 1
I <sub>REF</sub>	6	0	reference current output (24 k $\Omega$ resistor connected to analog ground)
V <sub>DDA1</sub>	7	SUP	analog supply voltage 1
V <sub>REFO</sub>	8	I/O	servo reference voltage
D1	9	I	diode voltage/current input (central diode signal input)
D2	10	I	diode voltage/current input (central diode signal input)
D3	11	I	diode voltage/current input (central diode signal input)
D4	12	I	diode voltage/current input (central diode signal input)
R1	13	I	diode voltage/current input (satellite diode signal input)
R2	14	I	diode voltage/current input (satellite diode signal input)
CSLICE	15	I/O	10 nF capacitor for adaptive HF data slicer
V <sub>DDA2</sub>	16	SUP	analog supply voltage 2
V <sub>SSA2</sub>	17	SUP	analog ground 2
OSCOUT	18	0	crystal/resonator output
OSCIN	19	I	crystal/resonator input
V <sub>SSA3</sub>	20	SUP	analog ground 3
DACGND	21	I	audio DAC ground
DACRP	22	0	audio DAC right channel differential positive output
DACRN	23	0	audio DAC right channel differential negative output
DACV <sub>ref</sub>	24	I/O	audio DAC decoupling point (10 $\mu$ F or 100 nF to ground
DACLN	25	0	audio DAC left channel differential negative output
DACLP	26	0	audio DAC left channel differential positive output
DACV <sub>pos</sub>	27	I	audio DAC positive supply voltage
BUFV <sub>pos</sub>	28	I	audio buffer positive supply voltage
BUFINR	29	I	audio buffer right input
BUFOUTR	30	0	audio buffer right output
BUFOUTL	31	0	audio buffer left output
BUFINL	32	I	audio buffer left input
BUFGND	33	I	audio buffer ground
LKILL	34	0	KILL output for left channel (configurable as open-drain)
RKILL	35	0	KILL output for right channel (configurable as open-drain)
CDTRDY	36	0	CD text output to microcontroller ready flag
CDTDATA	37	0	CD text output data to microcontroller
CDTCLK	38	Ι	CD text microcontroller clock input
CFLAG	39	0	correction flag output (open-drain)
V <sub>SSD1</sub>	40	SUP	digital ground 1

## SAA7824

SYMBOL	PIN	I/O	DESCRIPTION		
V <sub>DDD1</sub>	41	SUP	digital supply voltage 1		
SDI	42	I	serial data input (loopback)		
WCLI	43	I	word clock input (loopback)		
SCLI	44	I	serial bit clock input (loopback)		
EF	45	0	C2 error flag output		
DATA	46	0	serial data output		
WCLK	47	0	word clock output		
SCLK	48	0	serial clock output		
CLK16	49	0	16 MHz clock output		
CLK4/12	50	0	configurable 4 MHz or 12 MHz clock output		
RESET	51	I	power-on reset input (active LOW)		
SDA	52	I/O	microcontroller interface data input/output (open-drain)		
SCL	53	I	microcontroller interface clock input		
RAB	54	I	microcontroller interface R/W and load control input (4-wire)		
SILD	55	l	microcontroller interface R/W and load control input (4-wire)		
STATUS	56	0	servo interrupt request line/decoder status register/DC offset value readback output		
RCK	57	I	subcode clock input		
SUB	58	0	P to W subcode output		
SFSY	59	0	subcode frame sync output		
SBSY	60	0	subcode block sync output		
V <sub>SSD2</sub>	61	SUP	digital ground 2		
DOBM	62	0	bi-phase mark output (externally buffered)		
V <sub>DDD2</sub>	63	SUP	digital supply voltage 2		
RA	64	0	radial actuator output		
FO	65	0	focus actuator output		
SL	66	0	sledge actuator output		
MOTO1	67	0	motor output 1 output		
MOTO2	68	0	motor output 2 output		
V <sub>SSD3</sub>	69	SUP	digital ground 3		
V <sub>DDD3</sub>	70	SUP	digital supply voltage 3		
V1	71	I	versatile pin 1 input		
V2	72	I	versatile pin 2 input		
V3	73	0	versatile pin 3 output		
V4	74	0	versatile pin 4 output		
V5	75	0	versatile pin 5 output		
TEST1	76	I	test pin 1 input		
TEST2	77	I	test pin 2 input		
TEST3	78	I	test pin 3 input		
TEST4	79	I	test pin 4 input		
LASER	80	0	laser drive output		

SAA7824



CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control


SAA7824

#### 7 FUNCTIONAL DESCRIPTION

#### 7.1 Data acquisition and HF data path

The SAA7824 removes the need for an external diode signal pre-amplifier.

A simplified diagram of the HF data path is illustrated in Fig.3. The high-pass filter, equalizing filter HF gain and adaptive slicer are all register programmable, thus enabling the SAA7824 to be optimized for the intended application.



### 7.2 Decoder part

7.2.1 PRINCIPLE OPERATING MODES OF THE DECODER

The decoding part supports a full audio specification and can operate at single-speed (n = 1), double-speed (n = 2) and quad-speed (n = 4). The factor 'n' is called the overspeed factor. A simplified data flow through the decoder part is illustrated in Fig.7 for the M0 version and Fig.8 for the M1 version.

#### 7.2.2 DECODER SPEED AND CRYSTAL FREQUENCY

The SAA7824 is a  $1\times$ ,  $2\times$  and  $4\times$  (three-speed) decoding device, with an internal Phase-Locked Loop (PLL) clock multiplier. Table 1 gives the playback speeds that are achievable in conjunction with crystal frequency, mechanism, and internal clock settings (selectable via decoder register B).

#### 7.2.3 LOCK-TO-DISC MODE

For electronic shock absorption applications, the SAA7824 can be put into lock-to-disc mode. This allows Constant Angular Velocity (CAV) disc playback with varying input data rates from the inside-to-outside of the disc.

In the lock-to-disc mode, the FIFO is blocked and the decoder will adjust its output data rate to the disc speed. Hence, the frequency of the I<sup>2</sup>S-bus (WCLK and SCLK) clocks are dependent on the disc speed. In the lock-to-disc mode there is a limit on the maximum variation in disc speed that the SAA7824 will follow. Disc speeds must always be within 25% to 100% range of their nominal value. The lock-to-disc mode is enabled or disabled by decoder register E.

### SAA7824

#### 7.2.4 STANDBY MODES

The SAA7824 may be placed in two standby modes, selected by decoder register B (it should be noted that the device core is still active):

- Standby 1: CD STOP mode; most I/O functions are switched off
- Standby 2: CD PAUSE mode; audio output features are switched off, but the motor loop, the motor output and the subcode interfaces remain active; this is also called a 'Hot Pause'.

In the standby modes the various pins will have the following values:


- MOTO1 and MOTO2: put in to high-impedance, PWM mode (Standby 1 and RESET: operating in Standby 2); put in high-impedance, PDM mode (Standby 1 and RESET: operating in Standby 2)
- Pins SCL and SDA: no interaction; normal operation continues
- Pins SCLK, WCLK, DATA, EF and DOBM: 3-state in both standby modes; normal operation continues after reset
- Pins OSCIN, OSCOUT, CLK16 and CLK4/12: no interaction; normal operation continues
- Pins V1 to V5 and CFLAG: no interaction; normal operation continues.

#### Table 1Playback speeds

REGISTER B	REGISTER E	f <sub>xtal</sub> = 8.4672 MHz
0XXX	0XXX	n = 1
1XXX	0XXX	n = 2; voltage mode only
0XXX	1XXX	n = 4; voltage mode only

#### 7.3 Crystal oscillator

The crystal oscillator is a conventional 2-pin design which can also operate with ceramic resonators. The external components used around the crystal are illustrated in Fig.4 together with component values (C1 and C2) for a given crystal type given in Table 2. Oscillator frequencies that is used with the SAA7824 is 8.4672 MHz.



#### Table 2 External capacitor selection based upon the crystal type


CRYSTAL LOAD CAPACITANCE (C <sub>L</sub> )	MAXIMUM SERIES CRYSTAL RESISTANCE (R <sub>S</sub> )	EXTERNAL LOA	D CAPACITORS
	8 MHz	C1	C2
10 pF	<300 Ω	8 pF	8 pF
20 pF	<300 Ω	27 pF	27 pF
30 pF	<300 Ω	47 pF	47 pF

#### 7.4 Data slicer and bit clock regenerator

The SAA7824 has an integrated adaptive data slicer which is clocked at 67 MHz. The slice level is controlled by internal current sources which are switched onto and integrated by the external capacitor connected to the CSLICE pin. The currents are switched under the control of a Digital Phase-Locked loop (DPLL).

Regeneration of the bit clock is achieved with an internal fully digital PLL. No external components are required and the bit clock is not output. The PLL has two registers (8 and 9) for selecting bandwidth and equalization. The PLL loop response is illustrated in Fig.5.

For certain applications an off-track input is necessary. This is internally connected from the servo part (its polarity can be changed by the foc\_parm1 parameter), but may be input via pin V1 if selected by register C. If this flag is HIGH, the SAA7824 will assume that its servo part is following the wrong track, and will flag all incoming HF data as incorrect.



#### 7.5 DC offset cancellation

Unwanted DC offsets can exist within the photo-diode signals and are defined as the DC present in the system when the laser diode is switched off. They arise from various sources of imperfection within the system such as leakage in the photo diodes and offsets in the Optical Pick-Up (OPU) circuitry. The SAA7824 is capable of measuring these offsets and minimizing them.

#### 7.5.1 OFFSET CANCELLATION

A number of registers are associated with the DC offset cancellation function; these registers are given in Table 3.

The measurement time of the DC offset is regulated by new shadow register C (bank 2). A longer time will yield more accurate results but will result in greater measurement durations.

New shadow register 3 (bank 3) is used to select which diode is to be measured.

#### 7.5.2 READING BACK THE DC OFFSET VALUE

The microcontroller needs to be able to read the DC offset measurements in order to calculate the correct cancellation value [for writing back to new shadow register 7 (bank 3)].

This is achieved by using the STATUS pin and setting decoder register 7 to XX10. Shadow register C (bank 3) can then be used to control the STATUS pin output; the register settings are given in Table 20.

Once the measurement time has been set and the diode selected, the STATUS pin should be set to read the DC offset ready flag [new shadow register C (bank 3) = X01X]. This signal will toggle HIGH after the prescribed measurement time. Changing the diode selection will result in the measurement timer being automatically reset.

The microcontroller can read back the measurement by setting the STATUS pin to output the DC offset value [new shadow register C (bank 3) = X10X].


The offset value is repeatedly streamed out through the STATUS pin and is UART compatible. It should be noted that the MSB is inverted and will require re-inverting after the offset value has been captured. Timing information for this signal is illustrated in Fig.6.


The final DC cancellation value (as calculated by the microcontroller) can then be written to new shadow register 7 (bank 3). This is a multiple write register containing the cancellation values for all six diodes.

SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

#### SHADOW SHADEN BITS ADDRESS INITIAL DATA **FUNCTION** REGISTER 10 С 1100 XX00 settling time = $354 \ \mu s$ reset (bank 2) DC offset XX01 settling time = 1 ms \_ measurement XX10 settling time = 2 ms \_ times XX11 settling time = 10 ms \_ 3 11 0011 0000 select D1 reset (bank 3) diode selection 0001 select D1 \_ for DC offset 0010 select D2 \_ measurement 0011 select D3 0100 select D4 \_ 0101 select R1 \_ 0110 select R2 \_ 0111 select D1 \_ 1100 С X00X STATUS pin outputs reset STATUS pin decoder status register control information X01X STATUS pin outputs DC \_ offset ready flag X10X STATUS pin outputs DC \_ offset value multi-write 0111 DC cancellation values for 7 DC cancellation $(9 \times 4 \text{ bits})$ diodes D1 to D4 and R1 levels and R2; see Table 20






Philips Semiconductors

CD audio decoder,

digital servo

and filterless

Product specification




ώ

2003 Oct 01

\_

Philips Semiconductors

Product specification



4

2003 Oct 01

\_

#### 7.6 Demodulator

#### 7.6.1 FRAME SYNC PROTECTION

A double timing system is used to protect the demodulator from erroneous sync patterns in the serial data. The master counter is only reset if:

- A sync coincidence is detected; sync pattern occurs 588 ±1 EFM clocks after the previous sync pattern
- A new sync pattern is detected within ±6 EFM clocks of its expected position.

The sync coincidence signal is also used to generate the PLL lock signal, which is active HIGH after 1 sync coincidence is found, and reset LOW if during 61 consecutive frames no sync coincidence is found. The PLL lock signal can be accessed via the SDA or STATUS pins selected by decoder registers 2, 7 and new shadow register C (bank 3).

Also incorporated in the demodulator is a Run Length 2 (RL2) correction circuit. Every symbol detected as RL2 will be pushed back to RL3. To do this, the phase error of both edges of the RL2 symbol are compared and the correction is executed at the side with the highest error probability.

#### 7.6.2 EFM DEMODULATION

The 14-bit EFM data and subcode words are decoded into 8-bit symbols.

#### 7.7 Subcode data processing

#### 7.7.1 Q-CHANNEL PROCESSING

The 96-bit Q-channel word is accumulated in an internal buffer. The last 16 bits are used internally to perform a Cyclic Redundancy Check (CRC). If the data is good, the SUBQREADY-I signal will go LOW. SUBQREADY-I can be read via the SDA or STATUS pins, selected via decoder registers 2, 7 and new shadow register C (bank 3). Good Q-channel data may be read from pin SDA.

#### 7.7.2 EIAJ 3 AND 4-WIRE SUBCODE (CD GRAPHICS) INTERFACE

Data from all the subcode channels (P-to-W) may be read via the subcode interface, which conforms to EIAJ CP-2401. The interface is enabled and configured as either a 3 or 4-wire interface via decoder register F.

The subcode interface output formats are illustrated in Fig.9, where the RCK signal is supplied by another device such as a CD graphics decoder.

#### 7.7.3 V4 SUBCODE INTERFACE

Data of subcode channels, Q-to-W, may be read via pin V4 if selected via decoder register D. The format is similar to RS232 and is illustrated in Fig.10. The subcode sync word is formed by a pause of (200/n)  $\mu$ s minimum. Each subcode byte starts with a logic 1 followed by 7 bits (Q-to-W). The gap between bytes is variable between (11.3/n)  $\mu$ s and (90/n)  $\mu$ s.

The subcode data is also available in the EBU output (DOBM) in a similar format.

#### 7.7.4 CD TEXT INTERFACE

R-to-W subcode data is captured and stored until a complete CD text PACK is formed. The least significant 16 bits of the PACK are used for a CRC.

The behaviour of the CD text interface is controlled by new shadow register 7 (bank 2). The interface can either flag all data (i.e. passed or failed CRC) or it can flag good data only.


The data ready flag is monitored via pin CDTRDY and is active LOW. The pulse width varies from 73/n  $\mu$ s, for the first three packs, to 317/n  $\mu$ s for the fourth pack.

When a PACK becomes available, the initial value of the CDTDATA pin indicates the CRC result (HIGH = passed; LOW = failed). The microcontroller can fetch the data by applying a clock signal (maximum frequency = 5 MHz) to pin CDTCLK and reading the subsequent bitstream on pin CDTDATA.


The 128 data bits are streamed out LSB first. A complete CD text PACK consists of 4 header bytes, 12 data bytes, and 2 CRC bytes although the latter 2 bytes are dropped internally once the CRC calculation is complete. Please refer to the *"Red Book"* for further details relating to the format of a CD text PACK


The timing diagram for the CD text interface is illustrated in Fig.11.

### SAA7824



### SAA7824





#### 7.8 FIFO and error correction

The SAA7824 has a  $\pm 8$  frame FIFO. The error corrector is a t = 2, e = 4 type, with error corrections on both C1 (32 symbol) and C2 (28 symbol) frames. Four symbols are used from each frame as parity symbols. This error corrector can correct up to two errors on the C1 level and up to four errors on the C2 level.

The error corrector also contains a flag processor. Flags are assigned to symbols when the error corrector cannot ascertain if the symbols are definitely good. C1 generates output flags which are read after de-interleaving by C2, to help in the generation of C2 output flags.

The C2 output flags are used by the interpolator for concealment of uncorrectable errors. They are also output via the EBU signal (DOBM). The EF output will flag bytes in error in both audio and CD-ROM modes.

#### 7.8.1 FLAGS OUTPUT (CFLG)

The flags output pin CFLG shows the status of the error corrector and interpolator and is updated every frame (7.35  $\times$  n kHz). In the SAA7824, 8  $\times$  1-bit flags are present on the CFLG pin as illustrated in Fig.12. This signal shows the status of the error corrector and interpolator.

The first flag bit, F1, is the absolute time sync signal, the FIFO-passed subcode sync and relates the position of the subcode sync to the audio data (DAC output). This flag may also be used in a super FIFO or in the synchronization of different players. The output flags can be made available at bit 4 of the EBU data format (LSB of the 24-bit data word), if selected by decoder register A.

## 

	0 0.00 0.	- nage			_	_		
F1	F2	F3	F4	F5	F6	F7	F8	DESCRIPTION
0	Х	Х	Х	Х	Х	X	Х	no absolute time sync
1	Х	Х	Х	Х	Х	Х	Х	absolute time sync
Х	0	0	Х	Х	Х	X	Х	C1 frame contained no errors
Х	0	1	Х	Х	Х	X	Х	C1 frame contained 1 error
Х	1	0	Х	Х	Х	X	Х	C1 frame contained 2 errors
Х	1	1	Х	Х	Х	X	Х	C1 frame uncorrectable
Х	Х	Х	0	0	Х	X	0	C2 frame contained no errors
Х	Х	Х	0	0	Х	Х	1	C2 frame contained 1 error
Х	Х	Х	0	1	Х	X	0	C2 frame contained 2 errors
Х	Х	Х	0	1	Х	X	1	C2 frame contained 3 errors
Х	Х	Х	1	0	Х	X	0	C2 frame contained 4 errors
Х	Х	Х	1	1	X	X	1	C2 frame uncorrectable
Х	Х	Х	Х	Х	0	0	Х	no interpolations
Х	Х	Х	Х	Х	0	1	Х	at least one 1-sample interpolation
Х	Х	Х	Х	Х	1	0	Х	at least one hold and no interpolations
Х	Х	Х	Х	Х	1	1	Х	at least one hold and one 1-sample interpolation

#### Table 4 Output flags

#### 7.9 Audio functions

#### 7.9.1 DE-EMPHASIS AND PHASE LINEARITY

When pre-emphasis is detected in the Q-channel subcode, the digital filter automatically includes a de-emphasis filter section. When de-emphasis is not required, a phase compensation filter section controls the phase of the digital oversampling filter to  $\leq \pm 1^{\circ}$  within the band 0 to 16 kHz. With de-emphasis the filter is not phase linear.

If the de-emphasis signal is set to be available at pin V5, selected via decoder register D, then the de-emphasis filter is bypassed.

#### 7.9.2 DIGITAL OVERSAMPLING FILTER

For optimizing performance with an external DAC, the SAA7824 contains a 2 to 4 times oversampling IIR filter. The filter specification of the 4 times oversampling filter is given in Table 5.

These attenuations do not include the sample-and-hold at the external DAC output or the DAC post filter. When using the oversampling filter, the output level is scaled -0.5 dB down to avoid overflow on full-scale sine wave inputs (0 to 20 kHz).

PASS BAND	STOP BAND	ATTENUATION
0 to 9 kHz	—	≤0.001 dB
19 to 20 kHz	—	≤0.03 dB
_	24 kHz	≥25 dB
_	24 to 27 kHz	≥38 dB
-	27 to 35 kHz	≥40 dB
_	35 to 64 kHz	≥50 dB
_	64 to 68 kHz	≥31 dB
_	68 kHz	≥35 dB
_	69 to 88 kHz	≥40 dB

#### Table 5 Filter specification

#### 7.9.3 CONCEALMENT

A 1-sample linear interpolator becomes active if a single sample is flagged as erroneous but cannot be corrected. The erroneous sample is replaced by a level midway between the preceding and following samples. Left and right channels have independent interpolators. If more than one consecutive non-correctable sample is found, the last good sample is held. A 1-sample linear interpolation is then performed before the next good sample; see Fig.13.

In CD-ROM modes (i.e. the external DAC interface is selected to be in a CD-ROM format) concealment is not executed.

#### 7.9.4 MUTE, FULL-SCALE, ATTENUATION AND FADE


A digital level controller is present on the SAA7824 which performs the functions of soft mute, full-scale, attenuation and fade; these are selected via decoder register 0:

- Mute: signal reduced to 0 in a maximum of 128 steps; 3/n ms
- Attenuation: signal scaled by –12 dB
- Full-scale: ramp signal back to 0 dB level; from mute it takes 3/n ms
- Fade: activates a 128 stage counter which allows the signal to be scaled up or down in 0.07 dB steps
  - 128 = full-scale
  - 120 = -0.5 dB (i.e. full-scale if oversampling filter is used)
  - − 32 = −12 dB
  - 0 = mute.

#### 7.9.5 PEAK DETECTOR

The peak detector measures the highest audio level (absolute value) on positive peaks for left and right channels. The 8 most significant bits are output in the Q-channel data in place of the CRC bits. Bits 81 to 88 contain the left peak value (bit 88 = MSB) and bits 89 to 96 contain the right peak value (bit 96 = MSB). The values are reset after reading Q-channel data via pin SDA.





#### 7.10 Audio DAC interface

7.10.1 INTERNAL DYNAMIC ELEMENT MATCHING DIGITAL-TO-ANALOG CONVERTER

The onboard audio DEM DAC operates at an oversampling rate of  $96f_s$  and is designed for operation with an audio input at  $1f_s$ . The DAC is equipped with two pairs of stereo outputs for driving medium impedance line outputs and for directly driving low impedance headphones. A pair of analog inputs are provided to enable external audio sources to make use of the headphone output buffers.

Audio data from the decoder part of the SAA7824 can be routed as described in Sections 7.10.1.1 and 7.10.1.2.

SHADEN BITS	SHADOW REGISTER	ADDRESS	DATA	FUNCTION	RESET
01 (bank 1)	7 control of onboard DAC	0111	0000	use external DAC or route audio data back into onboard DAC (loopback mode)	reset
			0010	route audio data directly into onboard DAC (non-loopback mode)	_

#### Table 6 Shadow register

#### 7.10.1.1 Use of internal DAC

Setting shadow register 7 to 0010 will route audio data from the decoder into the internal DAC. To enable the on-board DAC, the DAC interface format (set by register 3) must be set to 16-bit  $1f_s$  mode, either I<sup>2</sup>S-bus or EIAJ format. CD-ROM mode can also be used if interpolation is not required. The serial data output pins for interfacing with an external DAC (SCLK, WCLK, DATA and EF) are set to high-impedance.

SAA7824

#### 7.10.1.2 Loopback external data into onboard DAC

The onboard DAC can also be set to accept serial data inputs from an external source, e.g. an Electronic Shock Absorption (ESA) IC. This is known as loopback mode and is enabled by setting shadow register 7 to 0000. This enables the serial data output pins (SCLK, WCLK, DATA and EF) so that data can be routed from the SAA7824 to an external ESA system (or external DAC).

The serial data from an external ESA IC can then also be input to the onboard DAC on the SAA7824 by utilising the serial data input interface (SCLI, SDI and WCLI).

In this mode, a wide range of data formats to the external ESA IC can be programmed as shown in Table 7. However, the serial input on the SAA7824 will always expect the input data from the ESA IC to be 16-bit  $1f_s$  and the same data format, either I<sup>2</sup>S-bus or EIAJ, as the serial output format (set by decoder register 3).

#### 7.10.2 EXTERNAL DAC INTERFACE

Audio data from the SAA7824 can be sent to an external DAC, identical to the SAA732x series, in 'loopback' mode (i.e. shadow register 7 is set to 0000).

The SAA7824 is compatible with a wide range of external DACs. Eleven formats are supported and are given in Table 7. Figures 14 and 15 show the Philips I<sup>2</sup>S-bus and the EIAJ data formats respectively. When the decoder is operated in lock-to-disc mode, the SCLK frequency is dependent on the disc speed factor 'd'.

All formats are MSB first and  $1f_s$  is 44.1 kHz. The polarity of the WCLK and the data can be inverted; selectable by decoder register 7. It should be noted that EF is only a defined output in CD-ROM and  $1f_s$  modes.


When using an external DAC (or when using the onboard DAC in non-loopback mode), the serial data inputs to the onboard DAC (SCLI, SDI and WCLI) should be tied to ground.

REGISTER 3	SAMPLE FREQUENCY	NUMBER OF BITS	SCLK (MHz)	FORMAT	INTERPOLATION
1010	f <sub>s</sub>	16	2.1168 × n	CD-ROM (I <sup>2</sup> S-bus)	no
1011	f <sub>s</sub>	16	2.1168 × n	CD-ROM (EIAJ)	no
1110	f <sub>s</sub>	16/18 <sup>(1)</sup>	2.1168 × n	Philips I <sup>2</sup> S-bus 16/18 bits <sup>(1)</sup>	yes
0010	f <sub>s</sub>	16	2.1168 × n	EIAJ 16 bits	yes
0110	f <sub>s</sub>	18	2.1168 × n	EIAJ 18 bits	yes
0000	4f <sub>s</sub>	16	8.4672 × n	EIAJ 16 bits	yes
0100	4f <sub>s</sub>	18	8.4672 × n	EIAJ 18 bits	yes
1100	4f <sub>s</sub>	18	8.4672 × n	Philips I <sup>2</sup> S-bus 18 bits	yes
0011	2f <sub>s</sub>	16	4.2336 × n	EIAJ 16 bits	yes
0111	2f <sub>s</sub>	18	4.2336 × n	EIAJ 18 bits	yes
1111	2fs	18	4.2336 × n	Philips I <sup>2</sup> S-bus 18 bits	yes

#### Table 7 DAC interface formats

#### Note

1. In this mode the first 16 bits contain data, but if any of the fade, attenuate or de-emphasis filter functions are activated then the first 18 bits contain data.



Product specification

Philips Semiconductors

#### Product specification

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

### SAA7824

#### 7.11 EBU interface

The bi-phase mark digital output signal at pin DOBM is in accordance with the format defined by the IEC 60958 specification. Three different modes can be selected via decoder register A:

- DOBM pin held LOW
- Data taken before concealment, mute and fade (must always be used for CD-ROM modes)
- Data taken after concealment, mute and fade.

An additional mute function is available via shadow register 7 (bank 1) and decoder register 0 and C. They provide the following:

- Hard mute: immediate mute of the audio sample in the ROM mode at 1×, 2× or 4×

- Soft mute: 3 ms ramp up or ramp down of the audio samples in the 1× audio mode
- Bypass: switches the EBU mute function out of the EBU signal path.

#### 7.11.1 FORMAT

The digital audio output consists of 32-bit words ('subframes') transmitted in bi-phase mark code (two transitions for a logic 1 and one transition for a logic 0). Words are transmitted in blocks of 384. The EBU frame format is given in Table 8.

FUNCTION	BITS	DESCRIPTION	
Sync	0 to 3	_	
Auxiliary	4 to 7	not used; normally zero	
Error flags	4	CFLG error and interpolation flags when selected by register A	
Audio sample	8 to 27	first 4 bits not used (always zero); twos complement; LSB = bit 12, MSB = bit 27	
Validity flag	28	valid = logic 0	
User data	29	used for subcode data (Q-to-W)	
Channel status	30	control bits and category code	

Table 8 EBU frame format; see also Table 9

### Table 9 Description of EBU frame function

FUNCTION	DESCRIPTION
Sync	The sync word is formed by violation of the bi-phase rule and therefore does not contain any data. Its length is equivalent to 4 data bits. The 3 different sync patterns indicate the following situations: sync B; start of a block (384 words), word contains left sample; sync M; word contains left sample (no block start) and sync W; word contains right sample.
Audio sample	Left and right samples are transmitted alternately.
Validity flag	Audio samples are flagged (bit 28 = 1) if an error has been detected but was uncorrectable. This flag remains the same even if data is taken after concealment.
User data	Subcode bits Q-to-W from the subcode section are transmitted via the user data bit. This data is asynchronous with the block rate.
Channel status	The channel status bit is the same for left and right words. Therefore a block of 384 words contains 192 channel status bits. The category code is always CD. The bit assignment is given in Table 10.

SAA7824

FUNCTION	BITS	DESCRIPTION			
Control	0 to 3	copy of CRC checked Q-channel control bits 0 to 3; bit 2 is logic 1 when copy permitted; bit 3 is logic 1 when recording has pre-emphasis			
Reserved mode	4 to 7	always zero			
Category code	8 to 15	CD: bit 8 = logic 1, all other bits = logic 0			
Clock accuracy	28 to 29	set by register A; 10 = level I; 00 = level II; 01 = level III			
Remaining	6 to 27 and 30 to 191	always zero			

#### Table 10 Bit assignment

#### 7.12 KILL features

#### 7.12.1 THE KILL CIRCUIT

The KILL circuit detects digital silence by testing for an all-zero or all-ones data word in the left and right channels. This occurs in two places; prior to the digital filter (internal KILL), and in the digital DAC (loopback/external KILL). Programming bit 3 of new shadow register A (bank 2) determines whether internal or external data is used. The output is switched to active HIGH when silence has been detected for at least 270 ms, or if mute is active, or in CD-ROM mode. Two KILL modes are available which can be selected by decoder register C:

- Mono KILL: LKILL and RKILL are both active HIGH when silence is detected on left and right channels simultaneously
- Stereo KILL: LKILL and RKILL are active HIGH independently of each other when silence is detected on either channel.

#### 7.12.2 SILENCE INJECTION

The silence inject function monitors the left and right KILL signals and forces the analog DAC into silence when KILL is asserted. This improves the internal Signal-to-Noise Ratio (SNR) by preventing any spurious noise from reaching the DAC. The silence inject function can be enabled or disabled by programming bit 2 of the new shadow register A (bank 2).

#### 7.13 Audio features off

The audio features can be turned off (selected by decoder register E) and will affect the following functions:

- Digital filter, fade, peak detector, internal KILL circuit (although RKILL and LKILL outputs still active) are disabled
- V5 (if selected to be the de-emphasis flag output) and the EBU outputs become undefined.

The EBU output should be set LOW prior to switching the audio features off and after switching the audio features back on, a full-scale command should be given.

#### 7.14 The versatile pins interface

The SAA7824 has five pins that can be reconfigured for different applications.

The functions of these versatile pins are identical to the SAA732x series and can be programmed by decoder registers C, D and shadow register 3 (bank 1) as shown in Table 11.

SAA7824

PIN NAME	PIN NUMBER	TYPE	REGISTER ADDRESS	REGISTER DATA	FUNCTION	
V1	71	input	1100	XXX1	external off-track signal input	
			_	XXX0	internal off-track signal used input may be read via decoder status bit; selected via register 2	
V2	72	input	_	-	input may be read via decoder status bit; selected via register 2	
V3	73	output	1100	00XX	output = 0	
			-	01XX	output = 1	
V4	74	output	1101	0000	4-line motor drive (using V4 and V5)	
			_	XX01	Q-to-W subcode output	
			-	XX10	output = 0	
			-	XX11	output = 1	
V5	75	output	1101	01XX	de-emphasis output (active HIGH)	
			-	10XX	output = 0	
			_	11XX	output = 1	

#### Table 11 Pin applications

#### 7.15 Spindle motor control

#### 7.15.1 MOTOR OUTPUT MODES

The spindle motor speed is controlled by a fully integrated digital servo. Address information from the internal  $\pm 8$  frame FIFO and disc speed information are used to calculate the motor control output signals. Several output modes, selected by decoder register 6, are supported:

- Pulse density, 2-line (true complement output),  $(1 \times n)$  MHz sample frequency
- PWM output, 2-line,  $(22.05 \times n)$  kHz modulation frequency
- PWM output, 4-line, (22.05  $\times$  n) kHz modulation frequency
- CDV motor mode.


#### 7.15.1.1 Pulse density output mode

In the pulse density mode the motor output pin (MOTO1) is the pulse density modulated motor output signal.

A 50% duty factor corresponds with the motor not actuated, higher duty factors mean acceleration, lower duty factors means braking. In this mode, the MOTO2 signal is the inverse of the MOTO1 signal. Both signals change state only on the edges of a  $(1 \times n)$  MHz internal clock signal.


#### 7.15.1.2 PWM output mode (2-line)

In the PWM mode the motor acceleration signal is put in pulse-width modulation form on the MOTO1 output. The motor braking signal is pulse-width modulated on the MOTO2 output. The timing is illustrated in Fig 16. A typical application diagram is illustrated in Fig 17.




SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control




#### 7.15.1.3 PWM output mode (4-line)

Using two extra outputs from the versatile pins interface, it is possible to use the SAA7824 with a 4-input motor bridge. The timing is illustrated in Fig 18. A typical application diagram is illustrated in Fig 19.



SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control



#### 7.15.1.4 CDV/CAV output mode

In the CDV motor mode, the FIFO position will be put in pulse-width modulated form on the MOTO1 pin [carrier frequency ( $300 \times d$ ) Hz], where 'd' is the disc speed factor. The PLL frequency signal will be put in pulse-density modulated form (carrier frequency  $4.23 \times n$  MHz) on the MOTO2 pin. The integrated motor servo is disabled in this mode.

The PWM signal on MOTO1 corresponds to a total memory space of 20 frames, therefore the nominal FIFO position (half full) will result in a PWM output of 60%.

In the lock-to-disc (CAV) mode the CDV motor mode is the only mode that can be used to control the motor.

#### 7.15.2 SPINDLE MOTOR OPERATING MODES

The operating modes of the motor servo are controlled by decoder register 1; see Table 12.

In the SAA7824 decoder there is an anti-windup mode for the motor servo, selected via decoder register 1. When the anti-windup mode is activated the motor servo integrator will hold if the motor output saturates.

#### 7.15.2.1 Motor OV flag

The SAA7824 contains a servo loop that is used to regulate the spindle speed. The motor OV flag is provided to indicate when the motor output has overloaded. During a large change in disc speed i.e. by a long jump or x-factor change, the motor OV flag will be asserted due to the full and longer duration required to attain the new desired speed.

The OV flag indicates when the internal processes of the modulator have overflowed and not necessarily when the output power has reached 100%. Similarly, the flag does not fall at a specific output power level but at a specific speed error level. The error level at which the flag falls is determined by the selected servo gain, and will be internally equivalent to  $+3 \times$  gain or  $-3 \times$  gain.

#### 7.15.2.2 Power limit

In start mode 1, start mode 2, stop mode 1 and stop mode 2, a fixed positive or negative voltage is applied to the motor.

This voltage can be programmed as a percentage of the maximum possible voltage, via register 6, to limit current drain during start and stop.

The following power limits are possible:

• 100% (no power limit), 75%, 50% or 37% of maximum.

#### Product specification

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

### SAA7824

#### 7.15.3 LOOP CHARACTERISTICS

The gain and crossover frequencies of the motor control loop can be programmed via decoder registers 4 and 5. The following parameter values are possible:

- Gains: 3.2, 4.0, 6.4, 8.0, 12.8, 16, 25.6 and 32
- Crossover frequency  $f_4$ : 0.5 × n Hz, 0.7 × n Hz,  $1.4 \times n$  Hz and  $2.8 \times n$  Hz
- Crossover frequency  $f_3: 0.85 \times n$  Hz,  $1.71 \times n$  Hz and  $3.42 \times n$  Hz.


It should be noted that the crossover frequencies f3 and f4 are scaled with the overspeed factor 'n' whereas the gains are not.

#### 7.15.4 FIFO OVERFLOW

If FIFO overflow occurs during Play mode (e.g. as a result of motor rotational shock), the FIFO will be automatically reset to 50% and the audio interpolator will conceal as much as possible to minimize the effect of data loss.

- . . . . .

MODE	DESCRIPTION
Start mode 1	The disc is accelerated by applying a positive voltage to the spindle motor. No decisions are involved and the PLL is reset. No disc speed information is available for the microcontroller.
Start mode 2	The disc is accelerated as in start mode 1, however the PLL will monitor the disc speed. When the disc reaches 75% of its nominal speed, the controller will switch to jump mode. The motor status signals selectable via register 2 are valid.
Jump mode	Motor servo enabled but FIFO kept reset at 50%, integrator is held. The audio is muted but it is possible to read the subcode. It should be noted that in the CD-ROM modes the data, on EBU and the I <sup>2</sup> S-bus, is not muted.
Jump mode 1	Similar to jump mode but motor integrator is kept at zero. It is used for long jumps where there is a large change in disc speed.
Play mode	FIFO released after resetting to 50% and the audio mute is released.
Stop mode 1	Disc is braked by applying a negative voltage to the motor; no decisions are involved.
Stop mode 2	The disc is braked as in stop mode 1 but the PLL will monitor the disc speed. As soon as the disc reaches 12% (or 6%, depending on the programmed brake percentage, via register E) of its nominal speed, the MOTSTOP status signal will go HIGH and switch the motor servo to off mode.
Off mode	Motor not steered.



#### 7.16 Servo part

7.16.1 DIODE SIGNAL PROCESSING

The photo detector in conventional two-stage three-beam Compact Disc systems normally contains six discrete diodes. Four of these diodes (three for single foucault systems) carry the Central Aperture signal (CA) while the other two diodes (satellite diodes) carry the radial tracking information. The CA signals are summed into an HF signal for the decoder function and are also differentiated (after analog-to-digital conversion) to produce the low frequency focus control signals. The low frequency content of the six (five if single Foucault) photo diode inputs are converted to digital Pulse Density Modulated (PDM) bitstreams by six Sigma-delta ADCs. These support a range of OPUs by interfacing to Voltage mode mechanisms and by having 16 selectable gain ranges in two sets, one set for D1-to-D4 and the other for R1 and R2.

Table 13	Shadow r	egister	settings to	o control	diode	voltage	ranges
----------	----------	---------	-------------	-----------	-------	---------	--------

SHADEN BITS	SHADOW REGISTER	ADDRESS	DATA	VOLTAGE (mV)	INITIAL
01	A	1010	0000	20	_
(bank 1)	signal magnitude		0001	25	_
	control for diodes D1 to D4		0010	30	_
	(LF only)		0011	40	_
			0100	60	_
			0101	75	_
			0110	100	_
			0111	120	_
			1000	150	_
			1001	200	_
			1010	270	_
			1011	350	-
			1100	450	_
		-	1101	600	_
			1110	720	_
			1111	960	reset

SAA7824

#### SHADOW SHADEN BITS ADDRESS DATA VOLTAGE (mV) INITIAL REGISTER 01 С 20 1100 0000 (bank 1) signal magnitude 0001 25 \_ control for diodes 0010 30 \_ R1 and R2 (LF 0011 40 only) 60 0100 \_ 0101 75 \_ 0110 100 0111 120 \_ 1000 150 1001 200 1010 270 \_ 1011 350 1100 450 \_ 1101 600 \_ 1110 720 1111 960 reset

### 7.16.2 SIGNAL CONDITIONING

The digital codes retrieved from the ADCs are applied to logic circuitry to obtain the various control signals. The signals from the central aperture diodes are processed to obtain a normalised focus error signal:

CD audio decoder, digital servo and filterless

DAC with integrated pre-amp and laser control

$$FE_n = \frac{D1 - D2}{D1 + D2} - \frac{D3 - D4}{D3 + D4}$$

Where the detector set-up is assumed to be as shown in Fig.21.

In the event of single Foucault focusing method, the signal conditioning can be switched under software control such that the signal processing is as follows:

$$FE_n = 2 \times \frac{D1 - D2}{D1 + D2}$$

The error signal, FE<sub>n</sub>, is further processed by a Proportional Integral and Differential (PID) filter section.

A Focus OK (FOK) flag is generated by the central aperture signal and an adjustable reference level. This signal is used to provide extra protection for the Track-Loss (TL) generation, the focus start-up procedure and the dropout detection.

The radial or tracking error signal is generated by the satellite detector signals R1 and R2. The radial error signal can be formulated as follows:

 $RE_s = (R1 - R2) \times re_gain + (R1 + R2) \times re_offset.$ 

Where the index 's' indicates the automatic scaling operation which is performed on the radial error signal. This scaling is necessary to avoid non-optimum dynamic range usage in the digital representation and reduces the radial bandwidth spread. Furthermore, the radial error signal will be made free from offset during start-up of the disc.


The four signals from the central aperture detectors, together with the satellite detector signals generate a Track Position signal (TPI) which can be formulated as follows:

 $TPI = sign [(D1 + D2 + D3 + D4) - (R1 + R2) \times sum_gain]$ 

Where the weighting factor sum\_gain is generated internally by the SAA7824 during initialization.

SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control



#### 7.16.3 FOCUS SERVO SYSTEM

#### 7.16.3.1 Focus start-up

Five initially loaded coefficients influence the start-up behaviour of the focus controller. The automatically generated triangular voltage can be influenced by 3 parameters; for height (ramp\_height) and DC offset (ramp\_offset) of the triangle and its steepness (ramp\_incr).

For protection against false focus point detections two parameters are available which are an absolute level on the CA signal (CA\_start) and a level on the FE<sub>n</sub> signal (FE\_start). When this CA level is reached the FOK signal becomes true.

If the FOK signal is true and the level on the  $FE_n$  signal is reached, the focus PID is enabled to switch-on when the next zero crossing is detected in the  $FE_n$  signal.

#### 7.16.3.2 Focus position control loop

The focus control loop contains a digital PID controller which has 5 parameters that are available to the user.

These coefficients influence the integrating (foc\_int), proportional (foc\_lead\_length, part of foc\_parm3) and differentiating (foc\_pole\_lead, part of foc\_parm1) action of the PID and a digital low-pass filter (foc\_pole\_noise, part of foc\_parm2) following the PID. The fifth coefficient foc\_gain influences the loop gain.

#### 7.16.3.3 Dropout detection

This detector can be influenced by one parameter (CA\_drop). The FOK signal will become false and the integrator of the PID will hold if the CA signal drops below this programmable absolute CA level. When the FOK signal becomes false it is assumed, initially, to be caused by a black dot.

#### 7.16.3.4 Focus loss detection and fast restart

Whenever FOK is false for longer than approximately 3 ms, it is assumed that the focus point is lost. A fast restart procedure is initiated which is capable of restarting the focus loop within 200 to 300 ms depending on the programmed coefficients of the microcontroller.

### SAA7824

Product specification

#### 7.16.3.5 Focus loop gain switching

The gain of the focus control loop (foc\_gain) can be multiplied by a factor of 2 or divided by a factor of 2 during normal operation. The integrator value of the PID is corrected accordingly. The differentiating (foc\_pole\_lead) action of the PID can be switched at the same time as the gain switching is performed.

#### 7.16.3.6 Focus automatic gain control loop

The loop gain of the focus control loop can be corrected automatically to eliminate tolerances in the focus loop. This gain control injects a signal into the loop which is used to correct the loop gain. Since this decreases the optimum performance, the gain control should only be activated for a short time (for example, when starting a new disc).

#### 7.16.4 RADIAL SERVO SYSTEM

#### 7.16.4.1 Level initialization

During start-up an automatic adjustment procedure is activated to set the values of the radial error gain (re\_gain), offset (re\_offset) and satellite sum gain (sum\_gain) for TPI level generation. The initialization procedure runs in a radial open loop situation and is  $\leq$ 300 ms. This start-up time period may coincide with the last part of the motor start-up time period:

- Automatic gain adjustment: as a result of this initialization the amplitude of the RE signal is adjusted to within ±10% around the nominal RE amplitude
- Offset adjustment: the additional offset in RE due to the limited accuracy of the start-up procedure is less than ±50 nm
- TPI level generation: the accuracy of the initialization procedure is such that the duty factor range of TPI becomes 0.4 < duty factor < 0.6 (default duty factor = TPI HIGH/TPI period).

#### 7.16.4.2 Sledge control

The microcontroller can move the sledge in both directions via the steer sledge command.

#### 7.16.4.3 Tracking control

The actuator is controlled using a PID loop filter with user defined coefficients and gain. For stable operation between the tracks, the S-curve is extended over 75% of the track. On request from the microcontroller, S-curve extension over 2.25 tracks is used, automatically changing to access control when exceeding those 2.25 tracks.

Both modes of S-curve extension make use of a track-count mechanism. In this mode, track counting results in an 'automatic return-to-zero track', to avoid major disturbances in the audio output and providing improved shock resistance. The sledge is continuously controlled, or provided with step pulses to reduce power consumption using the filtered value of the radial PID output. Alternatively, the microcontroller can read the average voltage on the radial actuator and provide the sledge with step pulses to reduce power consumption. Filter coefficients of the continuous sledge control can be preset by the user.

#### 7.16.4.4 Access

The access procedure is divided into two different modes (see Table 14), depending on the requested jump size.

Table 14 Access modes

ACCESS TYPE	JUMP SIZE <sup>(1)</sup>	ACCESS SPEED	
Actuator jump	1 – brake_distance	decreasing velocity	
Sledge jump	brake_distance -32768	maximum power to sledge <sup>(1)</sup>	

#### Note

1. The microcontroller can be preset.

The access procedure makes use of a track counting mechanism, a velocity signal based on a fixed number of tracks passed within a fixed time interval, a velocity set point calculated from the number of tracks to go and a user programmable parameter indicating the maximum sledge performance.

If the number of tracks remaining is greater than the brake\_distance then the sledge jump mode should be activated or, the actuator jump should be performed. The requested jump size together with the required sledge breaking distance at maximum access speed defines the brake\_distance value.

During the actuator jump mode, velocity control with a PI controller is used for the actuator. The sledge is then continuously controlled using the filtered value of the radial PID output. All filter parameters (for actuator and sledge) are user programmable.

#### Product specification

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

In the sledge jump mode maximum power (user programmable) is applied to the sledge in the correct direction while the actuator becomes idle (the content of the actuator integrator leaks to zero just after the sledge jump mode is initiated). The actuator can be electronically damped during sledge jump. The gain of the damping loop is controlled via the hold\_mult parameter.

The fast track jumping circuitry can be enabled or disabled via the xtra\_preset parameter.

#### 7.16.4.5 Radial automatic gain control loop

The loop gain of the radial control loop can be corrected automatically to eliminate tolerances in the radial loop. This gain control injects a signal into the loop which is used to correct the loop gain. Since this decreases the optimum performance, the gain control should only be activated for a short time (for example, when starting a new disc).

This gain control differs from the level initialization. The level initialization should be performed first. The disadvantage of using the level initialization without the gain control is that only tolerances from the front-end are reduced.

#### 7.16.5 OFF-TRACK COUNTING

The Track Position signal (TPI) is a flag which is used to indicate whether the radial spot is positioned on the track, with a margin of  $\pm 0.25$  of the track pitch. In combination with the Radial Polarity flag (RP) the relative spot position over the tracks can be determined.

These signals can have uncertainties caused by:

- · Disc defects such as scratches and fingerprints
- The HF information on the disc, which is considered as noise by the detector signals.

In order to determine the spot position with sufficient accuracy, extra conditions are necessary to generate a Track Loss signal (TL) and an off-track counter value. These extra conditions influence the maximum speed and this implies that, internally, one of the following three counting states is selected:

- 1. Protected state: used in normal play situations. A good protection against false detection caused by disc defects is important in this state.
- 2. Slow counting state: used in low velocity track jump situations. In this state a fast response is important rather than the protection against disc defects (if the phase relationship between TL and RP of  $0.5\pi$  radians is affected too much, the direction cannot then be determined accurately).

3. Fast counting state: used in high velocity track jump situations. Highest obtainable velocity is the most important feature in this state.

#### 7.16.6 TRACK COUNTING MODES

Fast counting mode is auto-selected for a track crossing speed above 1200 tracks/s. In this case the off-track counting decrements occur only for effect of the RP signal, and the direction of the jump is already known because the Slow counting mode occurs before going into Fast counting mode.

When the Slow counting mode is selected, the maximum track crossing speed that can be reached is 12 kHz (providing that the maximum value for rad\_pole\_lead is used). In this case the direction of the jump is given by the phase shift between RP and TL (+90 degrees for outward jumps, -90 degrees for inward jumps). The number of pulses in the TL signal gives the number of tracks crossed.

When the Fast counting mode is enabled, whenever the track crossing speed goes below 12 kHz, the counting mode is automatically changed to Slow.

#### 7.16.7 DEFECT DETECTION

A defect detection circuit is incorporated into the SAA7824. If a defect is detected, the radial and focus error signals may be zeroed, resulting in better playability. The defect detector can be switched off, applied only to focus control or applied to both focus and radial controls under software control (part of foc\_parm1).


The defect detector (see Fig 22) has programmable set points selectable by the parameter defect\_parm.

#### 7.16.8 OFF-TRACK DETECTION

During active radial tracking, off-track detection has been realised by continuously monitoring the off-track counter value. The off-track flag becomes valid whenever the off-track counter value is not equal to zero. Depending on the type of extended S-curve, the off-track counter is reset after 0.75 extend or at the original track in the 2.25 track extend mode.

SAA7824

### CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control



#### 7.16.9 HIGH-LEVEL FEATURES

#### 7.16.9.1 Interrupt mechanism and STATUS pin

The STATUS pin is an output which can be configured by decoder register 7 and new shadow register C (bank 3) for one of three different modes of operation. These are:

- Output the interrupt signal generated by the servo part (it should be noted that the selection of this mode will override all other modes)
- Output the decoder status bit (active LOW) selected by decoder register 2 (only available in 4-wire bus mode)
- Output DC offset information (it should be noted that this mode is used in conjunction with the decoder status mode; see Section 7.5).

Eight signals from the interrupt status register are selectable from the servo part via the interrupt\_mask parameter. The interrupt is reset by sending the read high-level status command. The 8 signals are as follows:

- Focus lost: dropout of longer than 3 ms
- · Subcode ready
- · Subcode absolute seconds changed
- Subcode discontinuity detected: new subcode time before previous subcode time, or more than 10 frames later than previous subcode time
- Radial error: during radial on-track, no new subcode frame occurs within the time defined by the 'playwatchtime' parameter; during radial jump, less than 4 tracks have been crossed during the time defined by the 'jumpwatchtime' parameter
- Autosequencer state change
- Autosequencer error
- Subcode interface blocked: the internal decoder interface is being used.

It should be noted that if the STATUS pin is configured to output decoder status information [decoder register 7 = XX10 and new shadow register C (bank 3) = X00X] and either the microcontroller writes a different value to decoder register 2 or the decoder interface is enabled then the STATUS output will change.

#### 7.16.9.2 Decoder interface

The decoder interface allows decoder and shadow registers to be programmed and subcode Q-channel data to be read via servo commands. The interface is enabled or disabled by the preset latch command (and the xtra\_preset parameter).

#### 7.16.9.3 Automatic error handling

Three Watchdogs are present:

- Focus: detects focus dropout of longer than 3 ms, sets focus lost interrupt, switches off radial and sledge servos and disables the drive-to-disc motor
- Radial play: started when radial servo is in on-track mode and a first subcode frame is found; detects when the maximum time between two subcode frames exceeds the time set by the playwatchtime parameter; it then sets the radial error interrupt, switches radial and sledge servos off and puts the disc motor into jump mode
- Radial jump: active when radial servo is in long jump or short jump modes; detects when the off-track counter value decreases by less than 4 tracks between two readings (the time interval is set by the jumpwatchtime parameter); it then sets the radial jump error, switches radial and sledge servos off to cancel jump.

The focus Watchdog is always active, the radial Watchdogs are selectable via the radcontrol parameter.

#### Product specification

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

### SAA7824

#### 7.16.9.4 Automatic sequencers and timer interrupts

Two automatic sequencers are implemented (and must be initialized after Power-on):

- Auto-start sequencer: controls the start-up of focus, radial and motor
- Auto-stop sequencer: brakes the disc and shuts down the servos.

When the automatic sequencers are not used it is possible to generate timer interrupts, defined by the time\_parameter coefficient.

#### 7.16.9.5 High-level status

The read high-level status command can be used to obtain the interrupt, decoder, autosequencer status registers and the motor start time. Use of the read high-level status command clears the interrupt status register, and re-enables the subcode read via a servo command.

#### 7.16.10 DRIVER INTERFACE

The control signals (pins RA, FO and SL) for the mechanism actuators are pulse density modulated. The modulating frequency can be set to either 1.0584 or 2.1168 MHz; controlled via the xtra\_preset parameter. An analog representation of the output signals can be achieved by connecting a 1st-order low-pass filter to the outputs.

During reset (i.e. RESET pin is held LOW) the RA, FO and SL pins are high-impedance. At all other times, when the laser is switched off, the RA and FO pins output a 2 MHz 50% duty factor signal.

#### 7.16.11 LASER INTERFACE

The laser diode pre-amplifier function is built into the SAA7824 and is illustrated in Fig.24. The current can be regulated, up to 120 mA in four steps ranging from 58% up to full power. New shadow register A (bank 2) and new shadow register 3 (bank 3) are used to select the step values.

The voltage derived from the monitor diode is maintained at a steady state by the laser drive circuitry, regulating the current through the laser diode. The type of monitor diode being used (150 mV or 180 mV) must be selected by new shadow register 7 (bank 2) (reset state = 150 mV).

The laser can be switched on or off by the xtra\_preset parameter; it is automatically driven if the focus control loop is active.

#### Product specification

# CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

### SAA7824

#### 7.17 Microcontroller interface

Communication on the microcontroller interface can be set-up in three different modes:

- 4-wire bus mode: where:
  - SCL = serial clock
  - SDA = serial data
  - RAB = R/W control and data strobe (active HIGH) for writing to decoder registers 0 to F, reading status bit selected via decoder register 2 and reading Q-channel subcode
  - SILD = R/W control and data strobe (active LOW) for servo commands
- 3-wire bus mode: where:
  - SCL = serial clock
  - SDA = serial data
  - RAB = not used, pulled LOW
  - SILD = R/W control and data strobe (active LOW) for servo commands


- I<sup>2</sup>C-bus mode: I<sup>2</sup>C-bus protocol where the SAA7824 behaves as slave device, activated by setting RAB = HIGH and SILD = LOW where:
  - I<sup>2</sup>C-bus slave address (write mode) = 30H
  - I<sup>2</sup>C-bus slave address (read mode) = 31H
  - Maximum data transfer rate = 400 kbits/s.

It should be noted that when using the I<sup>2</sup>C-bus mode, only servo commands can be used. Therefore, writing to decoder registers 0 to F, reading decoder status and reading Q-channel subcode data must be performed by servo commands.

The 3-wire mode is very similar to the 4-wire mode, except that all communication to the decoder is via the servo.


Communication to the servo uses the same hardware protocol and timing as the 4-wire mode.

Extra servo commands exist for read and write access to the decoder via the internal decoder interface. The internal interface must be enabled by using the xtra\_preset command. RAB is not used and must be tied LOW; see Fig.23



SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control



### SAA7824

#### 7.17.1 MICROCONTROLLER INTERFACE (4-WIRE BUS MODE)

#### 7.17.1.1 Writing data to registers 0 to F

The sixteen 4-bit programmable configuration registers, 0 to F (see Table 15), can be written to via the microcontroller interface using the protocol shown in Fig.25. It should be noted that SILD must be held HIGH; A3 to A0 identifies the register number and D3 to D0 is the data. The data is latched into the register on the LOW-to-HIGH transition of RAB.

#### 7.17.1.2 Writing repeated data to registers 0 to F

The same data can be repeated several times (e.g. for a fade function) by applying extra RAB pulses as shown in Fig.26. It should be noted that SCL must stay HIGH between RAB pulses.

#### 7.17.1.3 Multiple writes to the new shadow registers

Some of the new shadow registers are a multiple of four bits in length and require a number of write operations to fill them up; see Section 7.17.5. They must be completely filled before writing to another register, otherwise unpredictable behaviour may result.

The protocol for writing to these registers is exactly the same as the decoder registers; see Fig.25. The write command must be executed multiple times with the same address content. The first four bits of data in a sequence of write commands represent the most significant nibble of the register, while the last four represent the least significant nibble. The data content can change from one write to the next without consequence.

#### 7.17.1.4 Reading decoder status information on SDA

There are several internal status signals, selected via register 2, which can be made available on the SDA line:

- SUBQREADY-I: LOW if new subcode word is ready in Q-channel register
- MOTSTART1: HIGH if motor is turning at 75% or more of nominal speed
- MOTSTART2: HIGH if motor is turning at 50% or more of nominal speed
- MOTSTOP: HIGH if motor is turning at 12% or less of nominal speed; can be set to indicate 6% or less (instead of 12% or less) via register E
- PLL lock: HIGH if sync coincidence signals are found

- V1: follows input on pin V1
- V2: follows input on pin V2
- MOTOR-OV: HIGH if the motor servo output stage saturates.

The status read protocol is illustrated in Fig.27. It should be noted that SILD must be held HIGH.

#### 7.17.1.5 Reading Q-channel subcode

To read the Q-channel subcode direct in the 4-wire bus mode, the SUBQREADY-I signal should be selected as the status signal. The subcode read protocol is illustrated in Fig.28.

It should be noted that SILD must be held HIGH; after subcode read starts, the microcontroller may take as long as it wants to terminate the read operation. When enough subcode has been read (1 to 96 bits), the reading can be terminated by pulling RAB LOW.

Alternatively, the Q-channel subcode can be read using a servo command as follows:

- Use the read high-level status command to monitor the subcode ready signal
- Send the read subcode command and read the required number of bytes (up to 12)
- Send the read high-level status command; to re-enable the decoder interface.

#### 7.17.1.6 Behaviour of the SUBQREADY-I signal

When the CRC of the Q-channel word is good, and no subcode is being read, the SUBQREADY-I status signal will react as illustrated in Fig.29. When the CRC is good and the subcode is being read, the timing in Fig.30 applies.

If  $t_1$  (SUBQREADY-I status LOW to end of subcode read) is below 2.6/n ms, then  $t_2 = 13.1/n$  ms (i.e. the microcontroller can read all subcode frames if it completes the read operation within 2.6/n ms after the subcode is ready). If these criteria are not met, it is only possible to guarantee that  $t_3$  will be below 26.2/n ms (approximately).

If subcode frames with failed CRCs are present, the  $t_2$  and  $t_3$  times will be increased by 13.1/n ms for each defective subcode frame.

It should be noted that in the lock-to-disc mode 'n' is replaced by 'd', which is the disc speed factor.

#### 7.17.1.7 Write servo commands

A write data command is used to transfer data (a number of bytes) from the microcontroller, using the protocol illustrated in Fig.31. The first of these bytes is the command byte and the following are data bytes; the number (between 1 and 7) depends on the command byte.

It should be noted that RAB must be held LOW; the command or data is interpreted by the SAA7824 after the HIGH-to-LOW transition of SILD; there must be a minimum time of 70  $\mu$ s between SILD pulses.

#### 7.17.1.8 Writing repeated data in servo commands

The same data byte can be repeated by applying extra SILD pulses as illustrated in Fig.32. SCL must be HIGH between the SILD pulses.

#### 7.17.1.9 Read servo commands

A read data command is used to transfer data (status information) to the microcontroller, using the protocol shown in Fig.33. The first byte written determines the type of command. After this byte a variable number of bytes can be read. It should be noted that RAB must be held LOW; after the end of the command byte (LOW-to-HIGH transition on SILD) there must be a delay of 70  $\mu$ s before data can be read (i.e. the next HIGH-to-LOW transition on SILD) and there must be a minimum time of 70  $\mu$ s between SILD pulses.

#### 7.17.2 MICROCONTROLLER INTERFACE (I<sup>2</sup>C-BUS MODE)

Bytes are transferred over the interface in groups (i.e. servo commands) of which there are two types: write data commands and read data commands.

The sequence for a write data command (that requires 3 data bytes) is as follows:

- 1. Send START condition.
- 2. Send address 30H (write).
- 3. Write command byte.
- 4. Write data byte 1.
- 5. Write data byte 2.
- 6. Write data byte 3.
- 7. Send STOP condition.

It should be noted that more than one command can be sent in one write sequence.

The sequence for a read data command (that reads 2 data bytes) is as follows:

- 1. Send START condition.
- 2. Send address 30H (write).
- 3. Write command byte.
- 4. Send STOP condition.
- 5. Send START condition.
- 6. Send address 31H (read).
- 7. Read data byte 1.
- 8. Read data byte 2.
- 9. Send STOP condition.

It should be noted that the timing constraints specified for the read and write servo commands must still be adhered to.

RAB (microcontroller) SCL (microcontroller) SDA (microcontroller)	A3 X A2 X A1 X A0 X D3 X D2 X D1 X D0	
SDA (SAA782X)	high-impedance	
	Fig.25 Microcontroller write protocol for registers 0 to F.	


RAB (microcontroller)	
SCL (microcontroller)	
SDA (microcontroller)	A3 X A2 X A1 X A0 X D3 X D2 X D1 X D0
SDA (SAA782X)	high-impedance
Fi	g.26 Microcontroller write protocol for registers 0 to F (repeat mode).


RAB		
(microcontroller)		
SCL - (microcontroller)		
SDA (microcontroller)	high-impedance	
SDA (SAA782X)	STATUS	)
		MBL443
	Fig.27 Microcontroller read protocol for decoder state	us on SDA.

RAB (microcontroller) SCL (microcontroller) SDA (SAA782X)		 XQn-2XQn-1XQn X	
	Fig.28 Microcontroller protocol for readi	ng Q-channel subcode.	


SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control






#### SILD (microcontroller) SCL (microcontroller) SDA D7 D6 D5 D4 D3 D2 D1 D0 (microcontroller) command or data byte SDA (SAA782X) high-impedance microcontroller write (one byte: command or data) SILD (microcontroller) SDA COMMAND DATA1 DATA2 DATA3 (microcontroller) MBL449 microcontroller write (full command) Fig.31 Microcontroller protocol for write servo commands.



SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control



#### 7.17.3 DECODER AND SHADOW REGISTERS

To maintain compatibility with the SAA732x series, decoder registers 0 to F and the shadow registers are largely unchanged. However, to control the extra functionality of SAA7824, the shadow registers have been extended to include new shadow registers.

All shadow registers are accessed by using the two LSBs (bits 0 and 1) of decoder register F. These bits are called SHADEN1 and SHADEN2 respectively. These bits are decoded according to Table 15.

This two bit encoding allows the use of three shadow register banks; bank 1 (SAA732X shadow registers), and banks 2 and 3 (new shadow registers). Only the four addresses 3, 7, A and C are implemented in any one bank. Any other addresses sent while accessing any of the shadow register banks are invalid and have no effect.

When SHADEN1 and SHADEN2 are both set to logic 0 (decoder register F set to XX00) all subsequent addresses are decoded by the main decoder registers again.

Access to decoder register F is always enabled so that SHADEN1 and SHADEN2 can be set or reset as required.

The SHADEN bits and subsequent shadow registers are programmed identically to the main decoder registers, i.e. they can be directly programmed when using the SAA7824 in 4-wire mode or programmed via the servo interface when using 3-wire or l<sup>2</sup>C-bus modes. The main decoder registers are given in Table 16 and the shadow registers in Table 18. Details of the new shadow registers can be found in Tables 19 to 22.

### Table 15 Shadow register accessibility

SHADEN2	SHADEN1	FUNCTION	INITIAL
0	0	access decoder registers 0 to F	reset
0	1	access SAA732X shadow registers (bank 1)	-
1	0	access new shadow registers (bank 2)	_
1	1	access new shadow registers (bank 3)	_

7.17.4 SUMMARY OF FUNCTIONS CONTROLLED BY DECODER REGISTERS 0 TO F

Table 16 Registers 0 to F

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL <sup>(1)</sup>
0	0000	X000	mute	reset
(Fade and		X010	attenuate	_
attenuation)		X001	full-scale	_
		X100	step-down	_
		X101	step-up	-
0		0XXX	EBU mute inactive	reset
EBU mute (for M1 version only)		1XXX	EBU mute active	-
1	0001	X000	motor off mode	reset
(Motor mode)		X001	motor stop mode 1	_
		X010	motor stop mode 2	_
		X011	motor start mode 1	_
		X100	motor start mode 2	_
		X101	motor jump mode	-
		X111	motor play mode	-
		X110	motor jump mode 1	-
		1XXX	anti-windup active	-
		0XXX	anti-windup off	reset
2	0010	0000	status = SUBQREADY-I	reset
(Status control)		0001	status = MOTSTART1	_
		0010	status = MOTSTART2	_
		0011	status = MOTSTOP	_
		0100	status = PLL lock	_
		0101	status = V1	_
		0110	status = V2	_
		0111	status = MOTOR-OV	_
unavailable via		1000	status = FIFO overflow	
the I <sup>2</sup> C-bus or 3-wire mode		1001	status = shock detect	-
		1010	status = latched shock detect	_
		1011	status = latched shock detect reset	_

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL <sup>(1)</sup>
3	0011	1010	I <sup>2</sup> S-bus; CD-ROM mode	_
(DAC output)		1011	EIAJ; CD-ROM mode	_
		1100	I <sup>2</sup> S-bus; 18-bit; 4f <sub>s</sub> mode	reset
		1111	I <sup>2</sup> S-bus; 18-bit; 2f <sub>s</sub> mode	_
		1110	l <sup>2</sup> S-bus; 16-bit; f <sub>s</sub> mode	_
		0000	EIAJ; 16-bit; 4f <sub>s</sub>	_
		0011	EIAJ; 16-bit; 2f <sub>s</sub>	_
		0010	EIAJ; 16-bit; f <sub>s</sub>	_
		0100	EIAJ; 18-bit; 4f <sub>s</sub>	_
		0111	EIAJ; 18-bit; 2f <sub>s</sub>	_
		0110	EIAJ; 18-bit; f <sub>s</sub>	_
4 (Motor gain)	0100	0000	motor gain G = 3.2	reset
		0001	motor gain G = 4.0	_
		0010	motor gain G = 6.4	_
		0011	motor gain G = 8.0	-
		0100	motor gain G = 12.8	_
		0101	motor gain G = 16.0	_
		0110	motor gain G = 25.6	_
		0111	motor gain G = 32.0	-
5	0101	XX00	motor $f_4 = 0.5 \times n Hz$	reset
Motor		XX01	motor $f_4 = 0.7 \times n Hz$	-
pandwidth)		XX10	motor $f_4 = 1.4 \times n Hz$	_
		XX11	motor $f_4 = 2.8 \times n Hz$	_
		00XX	motor $f_3 = 0.85 \times n Hz$	reset
		01XX	motor $f_3 = 1.71 \times n Hz$	-
		10XX	motor $f_3 = 3.42 \times n Hz$	-
6	0110	XX00	motor power maximum 37%	reset
Motor output		XX01	motor power maximum 50%	-
configuration)		XX10	motor power maximum 75%	-
	[	XX11	motor power maximum 100%	-
		00XX	MOTO1, MOTO2 pins 3-state	reset
		01XX	motor PWM mode	-
	[	10XX	motor PDM mode	_
		11XX	motor CDV mode	_

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL <sup>(1)</sup>
7 (DAC output	0111	XX00	interrupt signal from servo only at STATUS pin	reset
and STATUS pin control)		XX10	status bit from decoder status register or DC offset information at STATUS pin [see also new shadow register C (bank 3)]	_
		X0XX	DAC data normal value	reset
		X1XX	DAC data inverted value	_
		0XXX	left channel first at DAC (WCLK normal)	reset
		1XXX	right channel first at DAC (WCLK inverted)	_
8 (PLL loop filter bandwidth)			see Table 16	_
9	1001	0011	PLL loop filter equalization	reset
(PLL	F	0001	PLL 30 ns over-equalization	_
equalization)		0010	PLL 15 ns over-equalization	_
		0100	PLL 15 ns under-equalization	_
		0101	PLL 30 ns under-equalization	_
A	1010	XX0X	EBU data before concealment	_
(EBU output)		XX1X	EBU data after concealment and fade	reset
		X0X0	Level II clock accuracy (<1000 ppm)	reset
		X0X1	Level I clock accuracy (<50 ppm)	_
		X1X0	Level III clock accuracy (>1000 ppm)	_
		X1X1	EBU off - output LOW	_
		0XXX	flags in EBU off	reset
		1XXX	flags in EBU on	_
В	1011	X000	standby 1: 'CD-STOP' mode	reset
(speed control)		X010	standby 2: 'CD-PAUSE' mode	_
		X011	operating mode	_
		00XX	single-speed mode	reset
		10XX	double-speed mode	_
C	1100	XXX1	external off-track signal input at V1	_
(versatile pins interface and		XXX0	internal off-track signal used (V1 may be read via status)	reset
KILL function)	Γ	XX0X	stereo KILL	_
	Γ	XX1X	mono KILL	reset
	Γ	00XX	V3 = 0	reset
	Γ	01XX	V3 = 1	_
EBU mute mode (for M1		0XXX	mute type = soft mute audio; only available at $1 \times$ speed	reset
version only)		1XXX	mute type = ROM hard mute; available at $1\times$ , $2\times$ and $4\times$ speed	_

## SAA7824

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL <sup>(1)</sup>
D	1101	0000	4-line motor (using V4 and V5)	_
(versatile pins	-	XX01	Q-to-W subcode at V4	_
interface)	-	XX10	V4 = 0	_
	-	XX11	V4 = 1	reset
	-	01XX	de-emphasis signal at V5, no internal de-emphasis filter	_
	-	10XX	V5 = 0	_
	-	11XX	V5 = 1	reset
E	1110	XXX0	motor brakes to 12%	reset
		XXX1	motor brakes to 6%	_
		XX0X	lock-to-disc mode disabled	reset
		XX1X	lock-to-disc mode enabled	_
		X0XX	audio features disabled	_
		X1XX	audio features enabled	reset
		0XXX	quad-speed mode disabled	reset
		1XXX	quad-speed mode enabled	_
F	1111	X0XX	subcode interface off	reset
(subcode		X1XX	subcode interface on	_
interface and shadow register	-	0XXX	4-wire subcode	reset
enable)	-	1XXX	3-wire subcode	_
,		XX00	SHADEN bits = 00; shadow registers not enabled; addresses will be decoded by main decoder registers	reset
		XX01	SHADEN bits = 01; SAA732X shadow registers (bank 1) enabled; all subsequent addresses will be decoded by shadow register (bank 1), not decoder registers	-
		XX10	SHADEN bits = 10; new shadow registers (bank 2) enabled; all subsequent addresses will be decoded by shadow register (bank 2)	_
	-	XX11	SHADEN bits = 11; new shadow registers (bank 3) enabled; all subsequent addresses will be decoded by shadow register (bank 3)	_

#### Note

1. The initial column shows the Power-on reset state.

### SAA7824

### Table 17 Loop filter bandwidth

REGISTER	ADDRESS	DATA	LOOP BANDWIDTH (Hz)	INTERNAL BANDWIDTH (Hz)	LOW-PASS BANDWIDTH (Hz)	INITIAL <sup>(1)</sup>
8	1000	0000	1640 × n	525 × n	8400 × n	_
(PLL loop		0001	3279 × n	263 × n	16800 × n	_
filter bandwidth)		0010	6560 × n	131 × n	33600 × n	_
bandwidth)		0100	1640 × n	1050 × n	8400 × n	_
		0101	3279 × n	525 × n	16800 × n	_
		0110	6560 × n	263 × n	33600 × n	_
		1000	1640 × n	2101 × n	8400 × n	_
		1001	3279 × n	1050 × n	16800 × n	reset
		1010	6560 × n	525 × n	33600 × n	_
		1100	1640 × n	4200 × n	8400 × n	_
		1101	3279 × n	2101 × n	16800 × n	_
		1110	6560 × n	1 050 × n	33600 × n	-

#### Note

1. The initial column shows the Power-on reset state.

#### 7.17.5 SUMMARY OF FUNCTIONS CONTROLLED BY SHADOW REGISTERS

Table 18	Bank 1	shadow	register	settings	(single write)
----------	--------	--------	----------	----------	----------------

SHADEN BITS	SHADOW REGISTER	ADDRESS	DATA	FUNCTION	INITIAL
01	3	0011	XX00	select CLK4 on CLK4/12 output	reset
(bank 1)	control of		XX01	select CLK12 on CLK4/12 output	_
	versatile and clock pins		X0XX	enable CLK16 output pin	reset
			X1XX	set CLK16 output pin to high-impedance	_
			0XXX	set V3 output pin to high-impedance	reset
			1XXX	enable V3 output pin	_
	7 control of onboard	0111	0000	use external DAC or route audio data back into onboard DAC (loopback mode)	reset
DAC	DAC	-	0010	route audio data directly into onboard DAC (non-loopback mode)	_
	7		XXX0	EBU mute function not bypassed	reset
	EBU mute bypass control (for M1 version only)		XXX1	EBU mute function bypassed	_

SHADEN BITS	SHADOW REGISTER	ADDRESS	DATA	FUNCTION	INITIAL
01	A	1010	0000	voltage mode: 20 mV	_
(bank 1)	signal		0001	voltage mode: 25 mV	_
	magnitude control for		0010	voltage mode: 30 mV	_
	diodes D1		0011	voltage mode: 40 mV	_
	to D4		0100	voltage mode: 60 mV	_
	(LF only)		0101	voltage mode: 75 mV	_
			0110	voltage mode: 100 mV	_
			0111	voltage mode: 120 mV	_
			1000	voltage mode: 150 mV	_
			1001	voltage mode: 200 mV	_
			1010	voltage mode: 270 mV	_
			1011	voltage mode: 350 mV	_
			1100	voltage mode: 450 mV	_
			1101	voltage mode: 600 mV	_
			1110	voltage mode: 720 mV	-
			1111	voltage mode: 960 mV	reset
01 (bank 1)	С	1100	0000	voltage mode: 20 mV	_
	signal		0001	voltage mode: 25 mV	-
	magnitude control for	-	0010	voltage mode: 30 mV	_
	diodes		0011	voltage mode: 40 mV	_
	R1 and R2		0100	voltage mode: 60 mV	_
	(LF only)		0101	voltage mode: 75 mV	_
			0110	voltage mode: 100 mV	_
			0111	voltage mode: 120 mV	_
			1000	voltage mode: 150 mV	_
			1001	voltage mode: 200 mV	_
			1010	voltage mode: 270 mV	_
			1011	voltage mode: 350 mV	-
			1100	voltage mode: 450 mV	_
			1101	voltage mode: 600 mV	-
			1110	voltage mode: 720 mV	_
			1111	voltage mode: 960 mV	reset

SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

#### SHADEN SHADOW ADDRESS DATA **FUNCTION** INITIAL BITS REGISTER 10 3 0011 XXX0 analog front-end active reset (bank 2) Power-down XXX1 analog front-end powered \_ control down XX0X buffer amplifier on reset XX1X buffer amplifier off (power \_ saving) X0XX DAC active reset X1XX DAC powered down \_ 3 0XXX normal mode reset DAC output 1XXX current mode (bypass mode internal I-to-V converters) 7 0111 XX10 voltage mechanism: reset $1.65 \times V_{DDA}$ mechanism and voltage 3.3 V reference XX11 Voltage mechanism: \_ selection $2.5 \times V_{DDA}$ 3.3 V X0XX 150 mV mechanism reset 180 mV mechanism X1XX \_ 0XXX flag all data (CRC pass and 7 reset **CD-text control** fail) 1XXX flag only data that passes \_ the CRC

Table 19 Bank 2 new shadow register settings (single write)

SHADEN BITS	SHADOW REGISTER	ADDRESS	DATA	FUNCTION	INITIAL
10 (bank 2)	A laser power	1010	XXX0	approximately 58% (laser power control 2 = 0)	reset
	control 1			approximately 72% (laser power control 2 = 1)	
				see shadow register 3 (bank 3)	
			XXX1	approximately 86% (laser power control 2 = 0)	_
				approximately 100% (laser power control 2 = 1)	
				see shadow register 3 (bank 3)	
	A clock source		XX0X	bypass PLL (external clock source)	-
			XX1X	select and enable PLL	reset
	A		X0XX	disable silence injection	reset
	KILL control		X1XX	enable silence injection	_
			0XXX	internal KILL	reset
			1XXX	loop-back KILL	_
	С	1100	XX00	settling time = $354 \ \mu s$	reset
	DC offset		XX01	settling time = 1 ms	_
	measurement times		XX10	settling time = 2 ms	—
			XX11	settling time = 10 ms	_
	С		00XX	no dither selected	—
	upsampler dither selection		01XX	AC dither only	_
			10XX	DC dither only	_
			11XX	AC and DC dither selected	reset

SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

#### SHADEN SHADOW ADDRESS DATA **FUNCTION** INITIAL BITS REGISTER 11 3 0011 X000 select D1 reset (bank 3) diode selection X001 select D1 \_ for DC offset X010 select D2 \_ measurement select D3 X011 \_ X100 select D4 \_ X101 select R1 \_ X110 select R2 \_ X111 select D1 0XXX 60% (laser power control 3 reset laser power 1 = 0control 2 87% (laser power control 1 = 1) see shadow register A (bank 2) 1XXX 73% (laser power control \_ 1 = 0100% (laser power control 1 = 1) see shadow register A (bank 2) equalizer disabled and С 1100 XXX0 reset powered-down enable equalizer XXX1 equalizer enabled С 000X STATUS pin outputs reset STATUS pin decoder status register control information 001X STATUS pin outputs DC offset ready flag STATUS pin outputs DC 010X offset value

Table 20 Bank 3 new shadow register settings (single write)

Table 21	Bank 3 new	shadow	register	settings	(multiple	write)
----------	------------	--------	----------	----------	-----------	--------

SHADEN BITS	SHADOW REGISTER	ADDRESS	SIZE (DATA NIBBLES)	REGISTER ELEMENTS <sup>(1)</sup>
11 (bank 3)	7 DC cancellation levels	0111	9	<r2_off> <r1_off> <d4_off> <d3_off> <d2_off> <d1_off></d1_off></d2_off></d3_off></d4_off></r1_off></r2_off>
	A analog FE control	1010	4	<hp_filter_sel> <eq_speed_sel> <slicer_slew> <hf_gain></hf_gain></slicer_slew></eq_speed_sel></hp_filter_sel>

Note

1. Register elements are described in Tables 26 and 27.

#### SHADOW **ELEMENT NAME BIT NUMBERS** DESCRIPTION REGISTER 7 DC offset level for D1 (reset value = 000000) <d1\_off> <5:0> (bank 3) <d2\_off> <11:6> DC offset level for D2 (reset value = 000000) DC offset level for D3 (reset value = 000000) <d3\_off> <17:12> DC offset level for D4 (reset value = 000000) <d4\_off> <23:18> <r1\_off> DC offset level for R1 (reset value = 000000) <29:24> <r2\_off> <35:30> DC offset level for R2 (reset value = 000000) А <3:0> see Table 23 <hf\_gain> (bank 3) <slicer\_slew> see Table 24 <7:4> equaliser operating speed: $00 = 1 \times (\text{reset}); 01 = 2 \times ; 10 = 4 \times$ <eq\_speed\_sel> <9:8> <hp\_filter\_sel> <15:10> see Table 25

#### Table 22 Multiple write register element description

#### Table 23 HF gain

DATA	DESCRIPTION
0000	voltage mode = 1.11 V
0001	voltage mode = 952 mV
0010	voltage mode = 588 mV
0011	voltage mode = 392 mV
0100	voltage mode = 1.11 V
0101	voltage mode = 952 mV
0110	voltage mode = 588 mV
0111	voltage mode = 392 mV
1000	voltage mode = 303 mV
1001	voltage mode = 200 mV
1010	voltage mode = 157 mV
1011	voltage mode = 107 mV
1100	voltage mode = 79 mV
1101	voltage mode = 54 mV
1110	voltage mode = 39 mV
1111	voltage mode = 27 mV

Table 24	Slicer threshold tracking slew rate (ISlice code
	to current conversion)

- )				
CURRENT (μA)				
10 (reset)				
10				
20				
30				
50				
60				
70				
80				
100				
110				
120				
130				
150				
160				
170				
180				

## SAA7824

 Table 25 High-pass filter frequency cut-off level (lowest roll-off)

DATA	NOMINAL FREQUENCY (kHz)	PERCENTAGE DEVIATION	ACTUAL FREQUENCY (kHz)
000000	10	-37.5%	6.367 (reset)
010000		-28.2%	7.31
001000		-17.6%	8.395
011000		-9.2%	9.247
000100		0%	10.186
010100		+8.6%	11.066
001100		+18%	12.023
000010	20	-37.5%	12.706
010010		-28.2%	14.588
001010		-17.6%	16.520
011010		-9.2%	18.45
000110		0%	20.324
010110		+8.6%	22.080
001110		+18%	23.988
000001	30	-37.5%	18.967
010001		-28.2%	21.777
001001		-17.6%	24.660
011001		-9.2%	27.542
000101		0%	30.339
010101		+8.6%	32.961
001101		+18%	35.318
000011	40	-37.5%	25.003
010011		-28.2%	29.107
001011		-17.6%	32.961
011011		-9.2%	36.307
000111		0%	39.994
010111		+8.6%	43.451
001111		+18%	47.206

#### 7.17.6 SUMMARY OF SERVO COMMANDS

A list of the servo commands is given in Table 26. These are fully compatible with the SAA732X.

#### Table 26 Servo commands

COMMANDS	CODE	BYTES	PARAMETERS
Write commands			·
Write_focus_coefs1	17H	7	<foc_parm3> <foc_int> <ramp_incr> <ramp_height> <ramp_offset> <fe_start> <foc_gain></foc_gain></fe_start></ramp_offset></ramp_height></ramp_incr></foc_int></foc_parm3>
Write_focus_coefs2	27H	7	<pre><defect_parm> <rad_parm_jump> <vel_parm2> <vel_parm1> <foc_parm1> <foc_parm2> <ca_drop></ca_drop></foc_parm2></foc_parm1></vel_parm1></vel_parm2></rad_parm_jump></defect_parm></pre>
Write_focus_command	33H	3	<foc_mask> <foc_stat> <ffh></ffh></foc_stat></foc_mask>
Focus_gain_up	42H	2	<foc_gain> <foc_parm1></foc_parm1></foc_gain>
Focus_gain_down	62H	2	<foc_gain> <foc_parm1></foc_parm1></foc_gain>
Write_radial coefs	57H	7	<rad_length_lead> <rad_int> <rad_parm_play> <rad_pole_noise> <rad_gain> <sledge_parm2> <sledge_parm_1></sledge_parm_1></sledge_parm2></rad_gain></rad_pole_noise></rad_parm_play></rad_int></rad_length_lead>
Preset_Latch	81H	1	<chip_init></chip_init>
Radial_off	C1H	1	'1CH'
Radial_init	C1H	1	'3CH'
Short_jump	СЗН	3	<tracks_hi> <tracks_lo> <rad_stat></rad_stat></tracks_lo></tracks_hi>
Long_jump	C5H	5	          
Steer_sledge	B1H	1	<sledge_level></sledge_level>
Preset_init	93H	3	<re_offset> <re_gain> <sum_gain></sum_gain></re_gain></re_offset>
Write_decoder_reg <sup>(1)</sup>	D1H	1	<decoder_reg_data></decoder_reg_data>
Write_parameter	A2H	2	<param_ram_addr> <param_data></param_data></param_ram_addr>
Read commands			
Read_Q_subcode <sup>(1)(2)</sup>	ОH	up to 12	<q_sub1 10="" to=""> <peak_l> <peak_r></peak_r></peak_l></q_sub1>
Read_status	70H	up to 5	<foc_stat> <rad_stat> <rad_int_lpf> <tracks_hi> <tracks_lo></tracks_lo></tracks_hi></rad_int_lpf></rad_stat></foc_stat>
Read_hilevel_status <sup>(3)</sup>	E0H	up to 4	<intreq> <dec_stat> <seq_stat> <motor_start_time></motor_start_time></seq_stat></dec_stat></intreq>
Read_aux_status	F0H	up to 3	<re_offset> <re_gain> <sum_gain></sum_gain></re_gain></re_offset>

#### Notes

1. These commands are only available when the decoder interface is enabled.

2. <peak\_l> and <peak\_r> bytes are clocked out LSB first.

3. Decoder status flag information in, <dec\_stat> is only valid when the internal decoder interface is enabled.

## SAA7824

#### 7.17.7 SUMMARY OF SERVO COMMAND PARAMETERS

#### Table 27 Servo command parameters

PARAMETER	RAM ADDRESS	AFFECTS	POR VALUE	DETERMINES
foc_parm_1	-	focus PID	_	end of focus lead
				defect detector enabling
foc_parm_2	-	focus PID	_	focus low-pass
				focus error normalizing
foc_parm_3	_	focus PID	_	focus lead length
				minimum light level
foc_int	14H	focus PID	_	focus integrator crossover frequency
foc_gain	15H	focus PID	70H	focus PID loop gain
CA_drop	12H	focus PID	_	sensitivity of dropout detector
ramp_offset	16H	focus ramp	_	asymmetry of focus ramp
ramp_height	18H	focus ramp	_	peak-to-peak value of ramp voltage
ramp_incr	_	focus ramp	_	slope of ramp voltage
FE_start	19H	focus ramp	_	minimum value of focus error
rad_parm_play	28H	radial PID	_	end of radial lead
rad_pole_noise	29H	radial PID	_	radial low-pass
rad_length_lead	1CH	radial PID	_	length of radial lead
rad_int	1EH	radial PID	_	radial integrator crossover frequency
rad_gain	2AH	radial PID	70H	radial loop gain
rad_parm_jump	27H	radial jump	_	filter during jump
vel_parm1	1FH	radial jump	_	PI controller crossover frequencies
vel_parm2	32H	radial jump	_	jump pre-defined profile
speed_threshold	48H	radial jump	_	maximum speed in fastrad mode
hold_mult	49H	radial jump	00H	electronic damping
				sledge bandwidth during jump
brake_dist_max	21H	radial jump	_	maximum sledge distance allowed in fast actuator steered mode
sledge_long_brake	58H	radial jump	FFH	brake distance of sledge
sledge_Umax	_	sledge	_	voltage on sledge during long jump
sledge_level	_	sledge	_	voltage on sledge when steered
sledge_parm_1	36H	sledge	_	sledge integrator crossover frequency
sledge_parm_2	17H	sledge	_	sledge low-pass frequencies
				sledge gain
				sledge operation mode
sledge_pulse1	46H	pulsed sledge	_	pulse width
sledge_pulse2	64H	pulsed sledge	_	pulse height
defect_parm	-	defect detector	_	defect detector setting
playwatchtime	54H	Watchdog	_	radial on-track Watchdog time
jumpwatchtime	57H	Watchdog	_	radial jump Watchdog time-out

PARAMETER	RAM ADDRESS	AFFECTS	POR VALUE	DETERMINES
radcontrol	59H	Watchdog	_	enable/disable automatic radial off feature
chip_init	_	set-up	_	enable/disable decoder interface
xtra_preset	4AH	set-up	38H	laser on/off
				RA, FO and SL PDM modulating frequency
				fast jumping circuit on/off
cd6cmd	4DH	decoder interface	_	decoder part commands
interrupt_mask	53H	STATUS pin	_	enabled interrupts
seq_control	42H	autosequencer	_	autosequencer control
focus_start_time	5EH	autosequencer	_	focus start time
motor_start_time1	5FH	autosequencer	_	motor start 1 time
motor_start_time2	60H	autosequencer	_	motor start 2 time
radial_init_time	61H	autosequencer	_	radial initialization time
brake_time	62H	autosequencer	_	brake time
RadCmdByte	63H	autosequencer	_	radial command byte
osc_inc	68H	focus/radial	_	AGC control
		AGC	_	frequency of injected signal
phase_shift	67H	focus/radial AGC	_	phase shift of injected signal
level1	69H	focus/radial AGC	_	amplitude of signal injected
level2	6AH	focus/radial AGC	_	amplitude of signal injected
agc_gain	6CH	focus/radial AGC	_	focus/radial gain

### SAA7824

### 8 SUMMARY OF SERVO COMMAND PARAMETERS VALUES

 Table 28 foc\_parm1 parameter: focus end lead

 frequency, defect detector, offtrack detector

foc_parm1	Focus end lead
foc_pole_lead value (binary)	frequency f <sub>3</sub> kHz
xxx1 1100	1.97
xxx1 1000	2.29
xxx0 0000	2.61
xxx0 1000	2.94
xxx0 1100	3.26
xxx1 1101	3.90
xxx1 1001	4.55
xxx0 0001	5.19
xxx0 1001	5.82
xxx0 1101	6.46
xxx1 1110	7.72
xxx1 1010	8.98
xxx0 0010	10.22
xxx0 1010	11.46
xxx0 1110	12.69
xxx1 1111	15.13
xxx1 1011	17.54
xxx0 0011	19.93
xxx0 1011	22.28
defect_det_sw	Defect detector
x11x xxxx	defect detector does not influence focus and radial
x10x xxxx	focus hold on defect detector
x00x xxxx	focus and radial hold on defect detector
x01x xxxx	undefined, reserved
otd_select	Offtrack detector
0xxx xxxx	ON track active 1
1xxx xxxx	ON track active 0

Table 29	foc_parm2 parameter: focus low-pass start
	frequency, focusing system

foc_parm2	Focus low-pass start	
foc_pole_noise value (binary)	frequency f <sub>4</sub> kHz	
xxx1 1100	3.90	
xxx1 1000	4.55	
xxx0 0000	5.19	
xxx0 1000	5.82	
xxx0 1100	6.46	
xxx1 1101	7.72	
xxx1 1001	8.98	
xxx0 0001	10.22	
xxx0 1001	11.46	
xxx0 1101	12.69	
xxx1 1110	15.13	
xxx1 1010	17.54	
xxx0 0010	19.93	
xxx0 1010	22.28	
xxx0 1110	25.40	
xxx1 1111	30.26	
xxx1 1011	35.08	
xxx0 0011	39.86	
xxx0 1011	44.56	
detector_arr	Focusing system	
xx1x xxxx	single foucault	
xx0x xxxx	double foucault	

### SAA7824

Table 30	foc_parm3 parameter: focus lead length, CA
	start level for focus acquisition

foc_parm3		
foc_lead_length value (binary)	Focus lead length f <sub>3</sub> /f <sub>2</sub>	
0000 xxx1	64	
1000 xxx1	32	
0100 xxx1	21.3	
1100 xxx1	16	
0010 xxx1	12.8	
1010 xxx1	10.7	
0110 xxx1	9.1	
1110 xxx1	8	
0001 xxx1	7.1	
1001 xxx1	6.4	
0101 xxx1	5.8	
1101 xxx1	5.3	
0011 xxx1	4.9	
1011 xxx1	4.6	
0111 xxx1	4.3	
1111 xxx1	4	
CA_start value (binary)	CA <sub>min</sub>	
xxxx 000x	0.0225	
xxxx 001x	0.03	
xxxx 010x	0.045	
xxxx 011x	0.06	
xxxx 100x	0.09	
xxxx 101x	0.125	
xxxx 110x 0.18		
xxxx 111x	1.0	

 Table 31
 CA\_drop parameter: CA level for dropout detection

CA_drop value (binary)	CA <sub>min</sub>
xxx0 0000	0.0225
xxx0 0100	0.03
xxx0 1000	0.045
xxx0 1100	0.06
xxx1 0000	0.09
xxx1 0100	0.125
xxx1 1000	0.18
xxx1 1100	1.0

 Table 32
 FE\_start parameter: minimum threshold for focus start

FE_start value (decimal)	Minimum threshold for (d <sub>1</sub> – d <sub>2</sub> )/(d <sub>1</sub> + d <sub>2</sub> )
0	always
1	1/127
2	2/127
i	i/127
64	64/127
65127	65 to 127/127
127	continuous ramping
128255	not allowed

 Table 33 foc\_int\_strength parameter: focus integrator strength

foc_int_strength value (decimal)	Focus integrator strength f <sub>5</sub> Hz
0	integrator hold
1	1.2
2	2.4
i	1.2×i
21	25
22255	undefined

Table 34	foc_gain	parameter:	focus gain
----------	----------	------------	------------

foc_gain value (decimal)	G
1	2048
2	1024
3	2048/3
i	2048/i
255	2048/255
0	undefined

Table 35	rad_pole_noise parameter: radial low-pass start
	frequency

rad_pole_noise value (binary)	Radial low-pass start frequency f <sub>4</sub> kHz
1101 1100	3.90
1011 1000	4.55
1010 0000	5.19
1010 1000	5.82
1000 1100	6.46
1001 1101	7.72
1001 1001	8.98
0100 0001	10.22
0100 1001	11.46
0100 1101	12.69
0101 1110	15.13
0101 1010	17.54
0100 0010	19.93
0100 1010	22.28
xxx0 1110	25.40
xxx1 1111	30.26
xxx1 1011	35.08
xxx0 0011	39.86
xxx0 1011	44.56

Table 36 rad_lead_length parameter: radial lead length			
rad_lead_length value (binary)	rad_lead_length value (hex)	Radial lead length f <sub>3</sub> /f <sub>2</sub>	
0000 xxxx	0x	128	
1000 xxxx	8x	64	
0100 xxxx	4x	42.7	
1100 xxxx	Cx	32	
0010 xxxx	2x	25.6	
1010 xxxx	Ax	21.3	
0110 xxxx	6x	18.3	
1110 xxxx	Ex	16	
0001 xxxx	1x	14.2	
1001 xxxx	9x	12.8	
0101 xxxx	5x	11.6	
1101 xxxx	Dx	10.7	
0011 xxxx	3x	9.8	
1011 xxxx	Bx	9.1	
0111 xxxx	7x	8.5	
1111 xxxx	Fx	8	

### SAA7824

Table 37         rad_parm_play, rad_parm_jump parameters:           radial end lead frequency						
						-

rad_parm_play rad_parm_jump value (binary)	rad_parm_play rad_parm_jump value (hex)	Radial end lead frequency f <sub>3</sub> kHz
1101 1100	DC	1.97
1101 1000	D8	2.29
1100 0000	C0	2.61
1100 1000	C8	2.94
1100 1100	CC	3.26
1101 1101	DD	3.90
1001 1001	99	4.55
1010 0001	A1	5.19
1010 1001	A9	5.82
1010 1101	AD	6.46
1001 1110	9E	7.72
0101 1010	5A	8.98
0100 0010	42	10.22
0100 1010	4A	11.46
1000 1110	8E	12.69
0101 1111	5F	15.13
0101 1011	5B	17.54
0100 0011	43	19.93
0100 1011	4B	22.28

 Table 39 rad\_int\_strength parameter: radial integrator strength

rad_int_strength value (decimal)	Radial integrator strength $f_5$ Hz
0	integrator hold
1	0.3
2	0.6
i	0.31 × i
255	79.05

 
 Table 40
 Sledge\_parm1 parameter: sledge integrator bandwidth, shock filter (low-pass, high-pass selection); RAM address 36H

sledge_parm1	Sledge integrator f <sub>1</sub> Hz	
sledge_int		
x00x xxxx	integrator disabled	
x10x xxxx	0.15	
x01x xxxx	0.31	
x11x xxxx	0.45	

Table 38         rad_gain parameter: radial PID gain
--

rad_gain value (decimal)	Radial PID gain G
1	256
2	256/2
3	256/3
i	256/i
255	256/255
0	undefined

Table 41	sledge_parm2 parameter: sledge gain,		
	low-pass frequencies, operation mode; RAM		
	address 17H		

sledge_parm2	Sledge gain G <sub>S</sub>	
sledge_gain		
0xxx x000	0.218	
0xxx x001	0.281	
0xxx x010	0.436	
0xxx x011	0.562	
0xxx x100	0.875	
0xxx x101	1.125	
0xxx x110	1.750	
0xxx x111	2.250	
1xxx x000	3.500	
1xxx x001	4.500	
1xxx x010	7.000	
1xxx x011	9.000	
1xxx x100	14.00	
1xxx x101	18.00	
1xxx x110	28.00	
1xxx x111	36.00	
sledge_low_pass	Sledge low-pass	
	frequency f <sub>2</sub> Hz	
x00x 0xxx	5.0	
x10x 0xxx	10.1	
x01x 0xxx	15.3	
x11x 0xxx	20.5	
x00x 1xxx	0.3	
x10x 1xxx	0.6	
x01x 1xxx	0.9	
x11x 1xxx	1.2	
sledge_op_mode	Sledge operation mode	
xxx0 0xxx	PI mode operation	
xxx0 1xxx	pulsed mode operation, microcontroller controlled	
xxx1 1xxx	pulsed mode operation, automatic mode	

Table 42 sledge	e_pulse1 parameter: sledge pulse high
time,	low time; RAM address 46H

sledge_pulse1	Hex	Time low ms	
time_lo			
0000 xxxx	0x	0	
0001 xxxx	1x	2	
0010 xxxx	2x	4	
0011 xxxx	3x	6	
0100 xxxx	4x	8	
0101 xxxx	5x	10	
0110 xxxx	6x	12	
0111 xxxx	7x	14	
1000 xxxx	8x	16	
1001 xxxx	9x	18	
1010 xxxx	Ax	20	
1011 xxxx	Bx	22	
1100 xxxx	Сх	24	
1101 xxxx	Dx	26	
1110 xxxx	Ex	28	
1111 xxxx	Fx	30	
time_hi		Time high ms	
xxxx 0000	x0	0	
xxxx 0001	x1	2	
xxxx 0010	x2	4	
xxxx 0011	x3	6	
xxxx 0100	x4	8	
xxxx 0101	x5	10	
xxxx 0110	x6	12	
xxxx 0111	x7	14	
xxxx 1000	x8	16	
xxxx 1001	x9	18	
xxxx 1010	хА	20	
xxxx 1011	xВ	22	
xxxx 1100	xC	24	
xxxx 1101	хD	26	
xxxx 1101 xxxx 1110	хE	28	

### SAA7824

Table 43	sledge_pulse2 parameter: sledge pulse height;
	RAM address 64H

sledge_pulse2	Hex	Pulse height
0111 1111	78	full-scale, positive
0100 0000	40	half-scale, positive
а		level = a/7F, positive
0000 0000	00	zero
1000 0000	80	full-scale, negative

Table 44	vel_parm1 parameter: gain constant for short
	jump, integrator cross-over frequency during
	jump; RAM address 1FH

vel_parm1	Hex	Gain constant
vel_prop		for short jump K <sub>v</sub>
0000 xxxx	0x	0.1875
1000 xxxx	8x	0.4375
0100 xxxx	4x	0.6875
1100 xxxx	Cx	0.9375
0010 xxxx	2x	1.1875
1010 xxxx	Ax	1.4375
0110 xxxx	6x	1.6875
1110 xxxx	Ex	1.9375
0001 xxxx	1x	2.1875
1001 xxxx	9x	2.4375
0101 xxxx	5x	2.6875
1101 xxxx	Dx	2.9375
0011 xxxx	Зx	3.1875
1011 xxxx	Bx	3.4375
0111 xxxx	7x	3.6875
1111 xxxx	Fx	3.9375
vel_int		Integrator cross-over frequency during jump f <sub>0</sub>
xxxx 0000	x0	integrator hold
xxxx 0001	x1	10.0/K <sub>v</sub>
xxxx 0010	x2	20.0/K <sub>v</sub>

vel_parm1	Hex	Gain constant
vel_prop	nex	for short jump K <sub>v</sub>
xxxx 0011	x3	30.0/K <sub>v</sub>
i		$i \times 10.0/K_v$
xxxx 1111	xF	150.0/K <sub>v</sub>

Table 45vel\_parm2 parameter: time constant during<br/>sledge access/actuator access, minimum jump<br/>speed during short jump; RAM address 32H

vel_parm2		Deceleration	Deceleration	
vel_setp (binary)	Hex	time fast actuator steered ms	time sledge steered ms	
0000 xxxx	0x	7.5	7.5	
1000 xxxx	8x	8.2	8.2	
0100 xxxx	4x	9	9	
1100 xxxx	Сх	9.7	9.7	
0010 xxxx	2x	10.5	10.5	
1010 xxxx	Ax	11.2	11.2	
0110 xxxx	6x	12.5	12.5	
1110 xxxx	Ex	14	14	
0001 xxxx	1x	15.5	15.5	
1001 xxxx	9x	16.5	16.5	
0101 xxxx	5x	20.7	20.7	
1101 xxxx	Dx	25	25	
0011 xxxx	Зx	31.2	31.2	
1011 xxxx	Bx	41	41	
0111 xxxx	7x	63	63	
1111 xxxx	Fx	128	128	
vel_min		V <sub>1</sub> minimum jump speed kHz		
xxxx 0000	x0	0.0		
xxxx 0001	x1	1.0		
xxxx 0010	x2	2.0		
xxxx 0011	xxx 0011 x3		3.0	
xxxx 0100	x4	4.0		
xxxx 0101	x5	5.0		
xxxx 0110	x6	6.0		
xxxx 0111	x7	7	.0	
xxxx 1xxx		undefined		

### SAA7824

Table 46	brake_dist_max parameter: maximum sledge
	distance allowed in fast actuator steered mode;
	RAM address 21H

brake_dist_max value (decimal)	Maximum sledge distance allowed in fast actuator steered mode, number of tracks
0127	not allowed
-1	1 × 16
-2	2 × 16
—i	i × 16
-127	127 × 16
-128	128 × 16

 
 Table 47
 sledge\_Umax parameter: voltage on sledge during long jump

sledge_Umax (decimal)	voltage on sledge
127	$255/256 \times V_{DD}$
i	(i + 128)/256 $\times$ V <sub>DD</sub>
0	$0.5  imes V_{DD}$
-1	$(128 - 1)/256  imes V_{DD}$
—i	(–i + 128)/256 × V <sub>DD</sub>
-128	0

 Table 48 sledge\_level parameter: voltage on sledge when steered

sledge_level (decimal)	voltage on sledge
127	$127/256 \times V_{DD}$
i	i/256 $ imes$ V <sub>DD</sub>
0	0
-1	$-1/256  imes V_{DD}$
—i	$-i/256\times V_{DD}$
-128	$-128/256\times V_{DD}$

Table 49jumpwatchtime parameter: radial jump<br/>watchdog readout time difference; RAM<br/>address 57H

jumpwatchtime	Radial jump watchdog readout time difference ms
80H to FFH	none
ОH	0
1H	0.25
i	i × 0.25
7FH	32

 
 Table 50
 playwatchtime parameter: radial play watchdog maximum time-out; RAM address 54H

playwatchtime	Radial play watchdog maximum time-out ms
80H	0
81H	0.5
82H	1
i	(i – 80H) × 0.5
00H	64
j	(j + 80H) × 0.5
7fH	128

Table 51	radcontrol parameter: automatic radial serve		
	switch-off control; RAM address 59H		

radcontrol	Hex	Automatic radial servo switch-off control
0000 0000	00	radial servo not influenced by watchdog
0100 0000	40	switch-off radial servo on jump error; no action on play error
0010 0000	20	switch-off radial servo on play error; no action on jump error
0110 0000	60	switch-off radial servo on play or jump error

## SAA7824

Table 52	hold_mult parameter: velocity proportional part
	during long jump, sledge gain in steered sledge
	mode; RAM address 49H

hold_mult vel_prop1	Hex	Velocity proportional part during long
(binary)		jump K <sub>p</sub>
0000 xxxx	0x	0
1000 xxxx	8x	0.015625
0100 xxxx	4x	0.031250
1100 xxxx	Cx	0.046875
0010 xxxx	2x	0.062500
1010 xxxx	Ax	0.078125
0110 xxxx	6x	0.093750
1110 xxxx	Ex	0.109375
0001 xxxx	1x	0.125000
1001 xxxx	9x	0.140625
0101 xxxx	5x	0.156250
1101 xxxx	Dx	0.171875
0011 xxxx	3x	0.187500
1011 xxxx	Bx	0.203125
0111 xxxx	7x	0.218750
1111 xxxx	Fx	0.234375
vel_prop2		Sledge gain in steered mode G <sub>S</sub>
xxxx x000	x0	2
xxxx x001	x1	3
xxxx x010	x2	4
xxxx x011	x3	6
xxxx x100	x4	8
xxxx x101	x5	12
xxxx x110	x6	16
xxxx x111	x7	24

Table 53	speed_threshold parameter: maximum sledge
	speed allowed in fast actuator steered mode;
	RAM address 48H

speed_threshold value (decimal)	Maximum sledge speed allowed in fast actuator steered mode, number of tracks (x 1000 tracks/sec)
0127	not allowed
-1	1
-2	2
-3127	3127
-128	128
-64	reset value

 Table 54
 sledge\_long\_brake parameter: maximum

 sledge distance allowed in sledge steered
 mode; RAM address 58H

sledge_long_brake (decimal)	Maximum sledge distance allowed in sledge steered mode, number of tracks
-1128	test always true
1	1 × 128
2	2 × 128
362	$3\times12862\times128$
63	63 × 128
-1	reset value

### SAA7824

defect_parm	Fast filter	bandwidth
xxxx xx00	3500	) Hz
xxxx xx01	7000	) Hz
xxxx xx10	1400	0 Hz
xxxx xx11	reserved fo	r future use
defect_parm	Slow filter time constant	Alpha value
xxxx 10xx	16 ms	0.00006
xxxx 11xx	8 ms	0.00012
xxxx 00xx	4 ms	0.00024
xxxx 01xx	2 ms	0.00048
defect_parm	Coefficient $\beta$ value	
xx00 xxxx	0.2	25
xx01 xxxx	0.125	
xx10 xxxx	0.0625	
xx11 xxxx	reserved for future use	
defect_parm	Defect detector m	naximum ON time
00xx xxxx	1.0	ms
01xx xxxx	1.5	ms
10xx xxxx	2.0 ms	
11xx xxxx	2.5 ms	

 Table 55
 defect\_parm parameter: defect detector control

Table 56	interrupt_mask parameter: mask to enable
	interrupt in interrupt status register; RAM
	address 53H

interrupt_mask	Interrupt enabled
0000 0000	no interrupt
xxxx xxx1	focus lost
xxxx xx1x	subcode ready
xxxx x1xx	subcode absolute seconds changed
xxxx 1xxx	subcode discontinuity
xxx1 xxxx	radial error
xx1x xxxx	autosequencer state changes
x1xx xxxx	autosequencer error

Timer interrupt values wait time (ms)
4.26 × (i − 128)
68.2 + 4.57 × (i – 144)
141.4 + 4.92 × (i – 160)
224.1 + 5.33 × (i – 176
305.4 + 5.82 × (i – 192
398.5 + 6.40 × (i – 208)
500.8 + 7.11 × (i – 224
614.6 + 8.00 × (i – 240)
742.6 + 9.11 × i
888.9 + 10.6 × (i – 16)
1059 + 12.8 × (i – 32)
1263 + 16.0 × (i – 48)
1519 + 21.2 × (i – 64)
1860 + 32.0 × (i – 80)
2372 + 64.0 × (i – 96)
3398.0
infinite

#### Table 57 time\_parameter: timer interrupt values

#### Note

 The time\_parameter values are also used for focus\_start\_time, motor\_start\_time1, motor\_start\_time2, radial\_init\_time and brake\_time.

Table 58	B phase_shift parameter: focus/radial AGC	
	detection phase shift; RAM address 67H	

phase_shift	Focus/radial AGC detection phase shift	
(decimal)	<b>(</b> μ <b>s)</b>	(deg)
0	0	0
1 × a <sup>(1)</sup>	60.47	180 × (a/128)
2×a	120.94	180 × (2 × a/128)
i×a	i × 60.47	180 × (i × a/128)
128		180
_1 × a	-60.47	-180 × (a/128)
-2 × a	-120.94	-180 × (2 × a/128)
—i × a	-i × 60.47	-180 × (i × a/128)
128		180

#### Note

1. The value a is the value programmed in Table 60 as the 6 LSBs of osc\_inc.

### SAA7824

 Table 59
 level1, level2 parameter: amplitude of signal injected into focus/radial AGC; RAM address level1 = 69H, level2 = 6AH

level1, level2 (decimal)	Amplitude of injected signal
0	0
1 to 126	higher
127	highest
128 to 255	not allowed

 Table 60 osc\_inc parameter: focus/radial AGC system control, oscillator frequency; RAM address 68H

osc_inc	Oscillator frequency Hz
xx00 0000	0
xx00 0001	64.6
xx00 0010	129.2
xx00 0011	193.8
а	a × 64.6
xx11 1111	4069.8
	AGC control
00xx xxxx	AGC system off
11xx xxxx	focus AGC active
01xx xxxx	radial AGC active

Table 61 re\_offset parameter: initial value setting

re_offset	Value
127	128/256
i	i/256
0	0
—i	—i/256
-128	-128/256

Table 62 re\_gain parameter: initial value setting

re_gain	Value
-128	not allowed
-127	1/256
—i	(–i + 128)/256
-1	127/256
0	128/256
1	129/256
i	(i + 128)/256
127	255/256

Table 63 sum\_gain parameter: initial value setting

sum_gain	Value
-128	not allowed
-127	1/256
—i	(–i + 128)/256
-1	127/256
0	128/256
1	129/256
i	(i + 128)/256
127	255/256

### SAA7824

#### 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DDD</sub>	digital supply voltage	internal rail	-0.5	+2.5	V
		external rail	-0.5	+4.6	V
V <sub>I(max)</sub>	maximum input voltage				
	any input	notes 1, 2 and 3	-0.5	V <sub>DDD</sub> + 0.5	V
	5 V tolerant pins		-0.5	+6.0	V
Vo	any output voltage		-0.5	V <sub>DDD</sub>	V
I <sub>DDD</sub>	digital supply current per supply pin	note 4	-	20	mA
I <sub>SSD</sub>	digital ground current per supply pin	note 4	-	20	mA
V <sub>es</sub>	electrostatic handling	note 5	-2000	+2000	V
	voltage	note 6	-200	+200	V
T <sub>amb</sub>	ambient temperature		0	70	°C
T <sub>stg</sub>	storage temperature		-55	+125	°C

#### Notes

- 1. Must not exceed 4.2 V.
- 2. Including voltage on outputs in 3-state mode.
- 3. Only valid when both supply voltages are present.
- 4. The peak current is limited to 25 times the corresponding maximum current.
- 5. Human body model.
- 6. Machine model.

## SAA7824

### **10 CHARACTERISTICS**

 $V_{DDD}$  = 1.65 to 1.95 V;  $V_{DDA}$  = 3.0 to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = 0 to 70 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			I	I	-	
V <sub>DDD</sub>	digital supply voltage		1.65	1.8	1.95	V
I <sub>DDD</sub>	digital supply current	n = 1 mode	_	4.0	_	mA
		n = 2 mode	_	5.0	_	mA
		n = 4 mode	-	6.0	_	mA
V <sub>DDA</sub>	analog supply voltage		3.0	3.3	3.6	V
I <sub>DDA</sub>	analog supply current	n = 1 mode	_	34	_	mA
		n = 2 mode	_	34	_	mA
		n = 4 mode	_	34	_	mA
DEM DAC outp	put ( $V_{pos}$ = 3.3 V, $V_{SS}$ = 0 V, $V_{r}$	neg = 0 V and T <sub>amb</sub> = 25	5 °C)			
DIFFERENTIAL O	UTPUTS: PINS DACLN, DACLP,	DACRN AND DACRP				
S/N	signal-to-noise ratio	note 1	_	90	_	dB
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	note 2	-	-	-80	dB
Headphone bu	uffer (V <sub>pos</sub> = 3.3 V, V <sub>SS</sub> = 0 V, V	/ <sub>neg</sub> = 0 V and T <sub>amb</sub> = 2	25 °C)	•	·	
OUTPUTS: PINS	BUFOUTR AND BUFOUTL					
S/N	signal-to-noise ratio		_	85	_	dB
(THD + N)/S	total harmonic distortion plus noise-to-signal ratio	note 3	-	-	-80	dB
INPUTS: PINS BL	JFINR AND BUFINL	·				
Zi	input impedance		_	47	_	kΩ
Servo and dec	oder analog functions (V <sub>DDA</sub>	= 3.3 V, V <sub>SSA</sub> = 0 V an	d T <sub>amb</sub> = 25 °C	;)		
	NERATOR: PIN I <sub>REF</sub>			-		
V <sub>IREF</sub>	reference voltage level		1.16	1.26	1.36	V
I <sub>REF</sub>	input reference current		_	50	_	μA
RIREF(ext)	external resistance		_	24	_	kΩ
	INPUT: PINS D1 TO D4, R1 AND	R2	1			1
V <sub>i(D)(max)</sub>	maximum input voltage for central diode input signal	voltage mode	0	-	960	mV
V <sub>i(R)(max)</sub>	maximum input voltage for satellite diode input signal	voltage mode	0	-	960	mV
V <sub>ref(int)</sub>	internally generated	V <sub>ref_sel</sub> = 10	-	note 4	-	V
	reference voltage	V <sub>ref_sel</sub> = 11	-	note 5	-	V
B <sub>HF</sub>	high frequency bandwidth (D1 to D4)	at 0 dB	5	-	_	MHz
G <sub>tol(HF)</sub>	high frequency gain tolerance		-20	-	+20	%

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
B <sub>LF</sub>	low frequency bandwidth (D1 to D4, R1 and R2)	at 0 dB	20	-	-	kHz
(THD + N)/S <sub>LF</sub>	low frequency total harmonic distortion plus noise-to-signal ratio	at 0 dB	-	-50	-40	dB
S/N <sub>LF</sub>	low frequency signal-to-noise ratio		55	-	-	dB
G <sub>tol(LF)</sub>	low frequency gain tolerance		-20	-	+20	%
$\Delta G_{v(LF)}$	low frequency variation of gain between channels		-3	-	+3	%
$\alpha_{cs(LF)}$	low frequency channel separation		-	60	-	dB
Laser drive circ	uit (V <sub>DDA</sub> = 3.3 V; V <sub>SSA</sub> = 0 V	∕; T <sub>amb</sub> = 25 °C; R <sub>IREF</sub> = 30	<b>) k</b> Ω)			
I <sub>o(LASER)</sub>	output current	V <sub>LASER</sub> = 1 V – (V <sub>DDA</sub> – 0.6 V)	10	50	120	mA
SNR	signal-to-noise ratio	l <sub>o</sub> = 50 mA; B = 20 MHz	_	40	-	dB
LFPOWER(max)	maximum laser supply current	l <sub>o</sub> = 120 mA	_	-	140	mA
V <sub>MONITOR1</sub>	monitor diode voltage 1	maximum power; sel180 = 0	140	150	160	mV
V <sub>MONITOR2</sub>	monitor diode voltage 2	maximum power; sel180 = 1	170	180	190	mV
R <sub>i</sub>	input resistance		10	_	_	MΩ
V <sub>sense</sub>	sense voltage		-100	_	+100	mV
P <sub>step</sub>	laser output power range		43	-	100	%
pd	power-down supply current		_	_	10	μΑ
ILASER(off)	laser off current		-	_	30	м
Digital inputs						
PIN RESET (5 V	TOLERANT; TTL INPUTS WITH P	PULL-UP RESISTOR AND HYS	TERESIS)			
V <sub>IH</sub>	HIGH-level input voltage		2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.8	V
V <sub>hys</sub>	hysteresis voltage		0.3	-	-	V
I <sub>PU</sub>	pull-up current	$V_i = 0$ to $V_{DDD}$ ; notes 6 and 7	-31	-	-68	μA
t <sub>W(L)</sub>	pulse width (active LOW)	RESET only	1	-	-	μs
PINS V1 AND V2	(CMOS INPUTS)					
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	-	V
V <sub>IL</sub>	LOW-level input voltage		_	_	0.8	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PINS TEST1 TO	TEST4 (5 V TOLERANT; TTL IN	IPUTS WITH PULL-DOWN RES	ISTORS)	•	•	•
V <sub>IH</sub>	HIGH-level input voltage		2.0	-	-	V
VIL	LOW-level input voltage		_	_	0.8	V
I <sub>PD</sub>	pull-down current	$\label{eq:Vi} \begin{array}{l} V_i = 0 \text{ to } V_{DDD};\\ \text{notes 6 and 7 } (V_i = 5 \text{ V};\\ \text{note 8}) \end{array}$	20	50	75	μΑ
PINS RCK, WCI	I, SDI AND SCLI (5 V TOLERAN	NT; TTL INPUTS)	•	•	•	•
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	_	V
VIL	LOW-level input voltage		_	_	0.8	V
IIL	LOW-level input current	V <sub>i</sub> = 0; no pull-up	_	_	1	μA
IIH	HIGH-level input current	$V_i = V_{DDD}$ ; no pull-down	_	_	1	μA
PINS SCL, SILD	, RAB AND CDTCLK (5 V TOLE	RANT TTL INPUTS WITH HYS	STERESIS)			
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	-	V
VIL	LOW-level input voltage		_	_	0.8	V
IIL	LOW-level input current	V <sub>i</sub> = 0; no pull-up	_	_	1	μA
IIH	HIGH-level input current	$V_i = V_{DDE}$ ; no pull-down	_	-	1	μA
. <i>.</i>	1 4 4 14		0.2			V
3-state outputs	LK, DATA, CLK16, RA, FO, SI	L, SBSY, SFSY, CLK4/12, S	0.3 STATUS, MOT	- [01 and M	- 10T02 (5 V	
	5	L, SBSY, SFSY, CLK4/12, S				
3-state outputs PINS SCLK, WC CMOS OUTPUTS	SILK, DATA, CLK16, RA, FO, SI	L, SBSY, SFSY, CLK4/12, S				
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub>	SILK, DATA, CLK16, RA, FO, SI SI, 10 ns slew rate limited)	1		FO1 and M	10TO2 (5 V	' TOLERAN
3-state outputs	SILK, DATA, CLK16, RA, FO, SI S; 10 ns SLEW RATE LIMITED)	I <sub>OL</sub> = 4 mA	STATUS, MO	FO1 and M	10TO2 (5 V	TOLERAN
<b>3-state outputs</b> PINS SCLK, WC CMOS OUTPUTs V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub>	S LK, DATA, CLK16, RA, FO, SI S; 10 ns SLEW RATE LIMITED) LOW-level output voltage HIGH-level output voltage	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$	STATUS, MOT - V <sub>DDD</sub> - 0.4	FO1 and M	10TO2 (5 V	V V V
3-state outputs PINS SCLK, WC CMOS outputs V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub>	SILK, DATA, CLK16, RA, FO, SI S; 10 ns SLEW RATE LIMITED) LOW-level output voltage HIGH-level output voltage LOW-level output current	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V; note 9}$ $V_{OL} = V_{DDD} - 0.4 \text{ V;}$	STATUS, MO - V <sub>DDD</sub> - 0.4 4	FO1 and M	10TO2 (5 V 0.4 - -	V V V mA
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub>	SILK, DATA, CLK16, RA, FO, SI SILK, DATA, CLK16, RA, FO, SI SI, 10 ns SLEW RATE LIMITED) LOW-level output voltage HIGH-level output voltage LOW-level output current HIGH-level output current LOW-to-HIGH transition	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V; note 9}$ $V_{OL} = V_{DDD} - 0.4 \text{ V;}$ note 9	STATUS, MOT - V <sub>DDD</sub> - 0.4 4 -4	ΓΟ1 AND M - - - -	IOTO2 (5 V 0.4 - - -	V V V mA mA
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub> t <sub>tran(L-H)</sub>	S SELK, DATA, CLK16, RA, FO, SI S; 10 ns SLEW RATE LIMITED) LOW-level output voltage HIGH-level output voltage LOW-level output current HIGH-level output current LOW-to-HIGH transition time	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V; note 9}$ $V_{OL} = V_{DDD} - 0.4 \text{ V; note 9}$ $C_L = 30 \text{ pF}$ $V_i = 0; \text{ no pull-up or pull-down}$	STATUS, MO - V <sub>DDD</sub> - 0.4 4 -4 10.2 -	ΓΟ1 AND M - - - -	10TO2 (5 V 0.4 - - - 14.5	V V V mA mA ns
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub> t <sub>tran(L-H)</sub> I <sub>OZ</sub> PINS DOBM, V4	S LK, DATA, CLK16, RA, FO, SI S; 10 ns SLEW RATE LIMITED) LOW-level output voltage HIGH-level output voltage LOW-level output current HIGH-level output current UOW-to-HIGH transition time 3-state leakage current	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V; note 9}$ $V_{OL} = V_{DDD} - 0.4 \text{ V; note 9}$ $C_L = 30 \text{ pF}$ $V_i = 0; \text{ no pull-up or pull-down}$	STATUS, MO - V <sub>DDD</sub> - 0.4 4 -4 10.2 -	ΓΟ1 AND M - - - -	10TO2 (5 V 0.4 - - - 14.5	V V V mA mA ns
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub> t <sub>tran(L-H)</sub>	LOW-level output voltage HIGH-level output voltage LOW-level output voltage LOW-level output voltage LOW-level output current HIGH-level output current UOW-to-HIGH transition time 3-state leakage current	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V; note 9}$ $V_{OL} = V_{DDD} - 0.4 \text{ V; note 9}$ $C_L = 30 \text{ pF}$ $V_i = 0; \text{ no pull-up or pull-down}$ SOUTPUTS; 5 ns SLEW RATE	STATUS, MO - V <sub>DDD</sub> - 0.4 4 -4 10.2 -	FO1 and N	10TO2 (5 V 0.4 - - 14.5 1	V V W mA mA ns μA
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub> t <sub>tran(L-H)</sub> I <sub>OZ</sub> PINS DOBM, V4 V <sub>OL</sub> V <sub>OH</sub>	S         LK, DATA, CLK16, RA, FO, SI         S; 10 ns SLEW RATE LIMITED)         LOW-level output voltage         HIGH-level output voltage         LOW-level output current         HIGH-level output current         HIGH-level output current         HOW-to-HIGH transition         time         3-state leakage current         AND V5 (5 V TOLERANT CMOS)         LOW-level output voltage	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V}; \text{ note } 9$ $V_{OL} = V_{DDD} - 0.4 \text{ V}; \text{ note } 9$ $C_L = 30 \text{ pF}$ $V_i = 0; \text{ no pull-up or pull-down}$ SOUTPUTS; 5 ns SLEW RATE $I_{OL} = 4 \text{ mA}$	STATUS, MO - V <sub>DDD</sub> - 0.4 4 -4 10.2 - LIMITED) -	FO1 AND N - - - - - - - - - -	10TO2 (5 V 0.4 - - 14.5 1 0.4	V V MA MA ns μA
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub> t <sub>tran(L-H)</sub> I <sub>OZ</sub> PINS DOBM, V4 V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub>	S         LK, DATA, CLK16, RA, FO, SI         S; 10 ns SLEW RATE LIMITED)         LOW-level output voltage         HIGH-level output voltage         LOW-level output voltage         LOW-level output current         HIGH-level output current         HIGH-level output current         LOW-to-HIGH transition         time         3-state leakage current         AND V5 (5 V TOLERANT CMOS         LOW-level output voltage         HIGH-level output voltage	$I_{OL} = 4 \text{ mA}$ $I_{OH} = -4 \text{ mA}$ $V_{OL} = 0.4 \text{ V; note 9}$ $V_{OL} = V_{DDD} - 0.4 \text{ V; note 9}$ $C_L = 30 \text{ pF}$ $V_i = 0; \text{ no pull-up or pull-down}$ $S \text{ OUTPUTS; 5 ns SLEW RATE}$ $I_{OH} = -4 \text{ mA}$	STATUS, MO - V <sub>DDD</sub> - 0.4 4 -4 10.2 - LIMITED) - V <sub>DDD</sub> - 0.4	FO1 AND M	IOTO2 (5 V 0.4 - - 14.5 1 0.4 - 0.4 -	V V V mA mA ns μA V V
3-state outputs PINS SCLK, WC CMOS OUTPUTS V <sub>OL</sub> V <sub>OH</sub> I <sub>OL</sub> I <sub>OH</sub> t <sub>tran(L-H)</sub> I <sub>OZ</sub> PINS DOBM, V4 V <sub>OL</sub>	Image: Signal State Sta	$\begin{split} I_{OL} &= 4 \text{ mA} \\ I_{OH} &= -4 \text{ mA} \\ V_{OL} &= 0.4 \text{ V}; \text{ note } 9 \\ V_{OL} &= V_{DDD} - 0.4 \text{ V}; \\ \text{note } 9 \\ C_L &= 30 \text{ pF} \\ V_i &= 0; \text{ no pull-up or pull-down} \\ S \text{ OUTPUTS; 5 ns SLEW RATE} \\ I_{OL} &= 4 \text{ mA} \\ I_{OH} &= -4 \text{ mA} \\ V_{OL} &= 0.4 \text{ V}; \text{ note } 9 \\ V_{OL} &= V_{DDD} - 0.4 \text{ V}; \end{split}$	STATUS, MO - V <sub>DDD</sub> - 0.4 4 -4 10.2 - LIMITED) - V <sub>DDD</sub> - 0.4 4	FO1 AND M	IOTO2 (5 V 0.4 - - 14.5 1 0.4 - 0.4 -	V V V mA mA mA ns μA V V V V mA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital inputs a	and outputs	1	1	1	1	
PIN V3 (5 V TOL	ERANT; TTL INPUT; 3-STATE OUT	IPUT)				
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	-	V
V <sub>IL</sub>	LOW-level input voltage		_	_	0.8	V
IIL	LOW-level input current	V <sub>i</sub> = 0; no pull-up	-	_	1	μA
IIH	HIGH-level input current	$V_i = V_{DDD}$ ; no pull-down	_	_	1	μA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>DDD</sub> - 0.4	_	-	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; note 9	4	_	-	mA
I <sub>OH</sub>	HIGH-level output current	$V_{OL} = V_{DDD} - 0.4 V;$ note 9	-4	-	-	mA
t <sub>tran(L-H)</sub>	LOW-to-HIGH transition time	C <sub>L</sub> = 30 pF	2.6	-	6.3	ns
I <sub>OZ</sub>	3-state leakage current	V <sub>i</sub> = 0	-	_	1	μA
PINS LKILL, RKI LIMITED)	ILL AND CFLAG (5 V TOLERANT	; TTL INPUT WITH PULL-UP;	3-STATE OPEN-	DRAIN OUT	PUT; 10 ns	SLEW RATE
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	-	V
V <sub>IL</sub>	LOW-level input voltage		_	_	0.8	V
I <sub>PU</sub>	pull-up current	$V_i = 0$ to $V_{DDD}$ ; notes 6 and 7	-13	_	-36	μΑ
V <sub>OL</sub>	LOW-level output voltage	$I_{OL} = 4 \text{ mA}$	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA	$V_{DDD} - 0.4$	-	-	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; note 9	4	-	-	mA
I <sub>ОН</sub>	HIGH-level output current	$V_{OL} = V_{DDD} - 0.4 V;$ note 9	-4	-	-	mA
t <sub>tran(L-H)</sub>	LOW-to-HIGH transition time	C <sub>L</sub> = 30 pF	8.6	10	13.8	ns
I <sub>OZ</sub>	3-state leakage current	V <sub>i</sub> = 0	_	_	1	μA
PINS CDTRDY,	CDTDATA, EF AND SUB (5 V T	OLERANT; TTL INPUT; 3-STA	TE OUTPUT; 10	) ns slew	RATE LIMITE	D)
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	_	V
V <sub>IL</sub>	LOW-level input voltage		-	_	0.8	V
IIL	LOW-level input current	V <sub>i</sub> = 0	-	_	1	μA
I <sub>IH</sub>	HIGH-level input current	$V_i = V_{DDD}$	-	-	1	μA
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	-	_	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>DDD</sub> - 0.4	-	-	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V; note 9	4	-	-	mA
I <sub>OH</sub>	HIGH-level output current	$V_{OL} = V_{DDD} - 0.4 V;$ note 9	-4	-	-	mA
t <sub>tran(L-H)</sub>	LOW-to-HIGH transition time	C <sub>L</sub> = 30 pF	8.6	10	13.8	ns
	3-state leakage current	$V_i = 0$	_	1	1	μA

### SAA7824

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PIN SDA (5 V TC	DLERANT; 400 kHz I <sup>2</sup> C-bus pad)	)		4		
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>TOL</sub>	-	_	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>TOL</sub> = 5 V; note 10	-	_	0.3V <sub>TOL</sub>	V
V <sub>hys</sub>	hysteresis voltage		0.05V <sub>TOL</sub>	_	_	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 3 mA	-	-	0.4	V
t <sub>f</sub>	output fall time from $V_{IH}$ to $V_{IL}$	bus capacitance, C <sub>b</sub> , from 10 pF to 400 pF)	20 + 0.1C <sub>b</sub>	_	250	ns
l <sub>ikg</sub>	steady-state current input	V <sub>i</sub> = V <sub>DDD</sub> ; note 11	-	2	4	μA
	signal	V <sub>i</sub> = 5 V; note 11	-	10	22	μA
Crystal oscillat	tor					
INPUT: PIN OSC	N (EXTERNAL CLOCK)					
VIH	HIGH-level input voltage		-	-	$0.2V_{DDD}$	V
V <sub>IL</sub>	LOW-level input voltage		0.8V <sub>DDD</sub>	_	-	V
OUTPUT: PIN OS	COUT; see Fig.4	•	•		•	
V <sub>OL</sub>	LOW-level output voltage		-	_	0.4	V
V <sub>OH</sub>	HIGH-level output voltage		0.85V <sub>DDD</sub>	_	_	V
f <sub>xtal</sub>	crystal frequency	±100 ppm	_	8.4672	_	MHz
9 <sub>m</sub>	mutual conductance at start-up		19.1	-	23.0	mA/V

#### Notes

- 1. Assumes use of external components as shown in the application diagram; see Fig.38.
- $2. \quad R_L = 10 \; k\Omega.$
- 3.  $R_L = 1 k\Omega$ .
- 4. The typical value is as follows:  $\frac{1.65 \times 3.3}{V_{DDA}}$
- 5. The typical value is as follows:  $\frac{2.5\times3.3}{V_{DDA}}$
- 6. Pull-up/down devices are protected by a pass-gate and do not behave as a normal resistor for external applications
- 7. Pull-up/down resistors are connected to external power supply (V<sub>DDE</sub>/GND).
- 8. Minimum condition for  $V_i = 4.5$  V, maximum condition for  $V_i = 5.5$  V.
- 9. Accounts for 100 mV voltage drop in both supply lines.
- 10. Minimum condition for  $V_{TOL}$  = 4.5 V, maximum condition for  $V_{TOL}$  = 5.5 V.
- 11. Leakage path from pad to ground.

### SAA7824

### 11 OPERATING CHARACTERISTICS (SUBCODE INTERFACE TIMING)

 $V_{DDD}$  = 1.65 to 1.95 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = 0 to 70 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Subcode inter	face timing (single speed $\times$ )	<b>n);</b> see Fig.34; note 1	Į		-	-1
INPUT: PIN RCK	<u> </u>					
t <sub>CLKH</sub>	input clock HIGH time		2/n	4/n	6/n	μs
t <sub>CLKL</sub>	input clock LOW time		2/n	4/n	6/n	μs
t <sub>r</sub>	input clock rise time		-	-	80/n	ns
t <sub>f</sub>	input clock fall time		_	_	80/n	ns
t <sub>d(SFSY-RCK)</sub>	delay time SFSY to RCK		10/n	-	20/n	μs
OUTPUTS: PINS	SBSY, SFSY AND SUB ( $C_L = 2$	20 pF)			•	
T <sub>cy(block)</sub>	block cycle time		12.0/n	13.3/n	14.7/n	ms
t <sub>W(SBSY)</sub>	SBSY pulse width		-	-	300/n	μs
T <sub>cy(frame)</sub>	frame cycle time		122/n	136/n	150/n	μs
t <sub>W(SFSY)</sub>	SFSY pulse width	3-wire mode	_	-	366/n	μs
t <sub>SFSYH</sub>	SFSY HIGH time		_	_	66/n	μs
t <sub>SFSYL</sub>	SFSY LOW time		-	-	84/n	μs
$t_{d(SFSY-SUB)}$	delay time SFSY to SUB (P data) valid		-	_	1/n	μs
t <sub>d(RCK-SUB)</sub>	delay time RCK falling to SUB		-	_	0	μs
t <sub>h(RCK-SUB)</sub>	hold time RCK to SUB		_	_	0.7/n	μs

#### Note

1. In the normal operating mode the subcode timing is directly related to the overspeed factor 'n'. In the lock-to-disc mode 'n' is replaced by the disc speed factor 'd',

SAA7824

## CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control



### SAA7824


### 12 OPERATING CHARACTERISTICS (I<sup>2</sup>S-BUS TIMING)

 $V_{DDD}$  = 1.65 to 1.95 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = 0 to 70 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sup>2</sup> S-bus timing	(single speed $\times$ n); see Fig	g.35; note 1		·	•	
CLOCK OUTPUT:	PIN SCLK ( $C_L = 20 \text{ pF}$ )					
T <sub>cy</sub>	output clock period	sample rate = fs	_	472.4/n	-	ns
		sample rate = 2f <sub>s</sub>	-	236.2/n	-	ns
		sample rate = 4fs	_	118.1/n	-	ns
t <sub>CH</sub>	clock HIGH time	sample rate = fs	166/n	-	-	ns
		sample rate = 2f <sub>s</sub>	83/n	-	-	ns
		sample rate = 4fs	42/n	-	-	ns
t <sub>CL</sub>	clock LOW time	sample rate = fs	166/n	-	-	ns
		sample rate = 2f <sub>s</sub>	83/n	-	-	ns
		sample rate = 4f <sub>s</sub>	42/n	-	-	ns
OUTPUTS: PINS	WCLK, DATA AND EF ( $C_L = 1$	20 pF)				
t <sub>su</sub>	set-up time	sample rate = fs	95/n	-	-	ns
		sample rate = 2f <sub>s</sub>	48/n	-	-	ns
		sample rate = 4fs	24/n	-	_	ns
t <sub>h</sub>	hold time	sample rate = fs	95/n	-	-	ns
		sample rate = 2f <sub>s</sub>	48/n	-	-	ns
		sample rate = 4f <sub>s</sub>	24/n	-	_	ns

#### Note

1. In the normal operating mode the I<sup>2</sup>S-bus timing is directly related to the overspeed factor 'n'. In the lock-to-disc mode 'n' is replaced by the disc speed factor 'd'.



SAA7824

### 13 OPERATING CHARACTERISTICS (MICROCONTROLLER INTERFACE TIMING)

 $V_{DD}$  = 1.65 to 1.95 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = 0 to 70 °C; unless otherwise specified.


CVMDOI			NORMAL MODE		LOCK-TO-DISC MODE		
SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	MIN.	MAX.	
	ler interface timing (4-v decoder status); see F			coder regist	ers 0 to F; rea	ding Q-chann	el
INPUTS SCL A							
t <sub>CL</sub>	input clock LOW time		480/n + 20	_	2400/n + 20	_	ns
t <sub>CH</sub>	input clock HIGH time		480/n + 20	_	2400/n + 20	-	ns
t <sub>r</sub>	input rise time		-	480/n	-	480/n	ns
t <sub>f</sub>	input fall time		-	480/n	-	480/n	ns
READ MODE (C	C <sub>L</sub> = 20 pF)						
t <sub>dRD</sub>	delay time RAB to SDA valid		_	50	_	50	ns
t <sub>PD</sub>	propagation delay SCL to SDA		720/n – 20	960/n + 20	720/n + 20	4800/n + 20	
t <sub>dRZ</sub>	delay time RAB to SDA high-impedance		-	50	-	50	ns
WRITE MODE (	C <sub>L</sub> = 20 pF)						•
t <sub>suD</sub>	set-up time SDA to SCL	note 2	20 – 720/n	-	20 – 720/n	-	ns
t <sub>hD</sub>	hold time SCL to SDA		_	960/n + 20	_	4800/n + 20	ns
t <sub>suCR</sub>	set-up time SCL to RAB		240/n + 20	-	1200/n + 20	-	ns
t <sub>dWZ</sub>	delay time SDA to RAB high-impedance		0	-	0	-	ns
Microcontrol	er interface timing (4-v	vire bus mode;	servo comm	ands); see F	igs.36 and 38;	note 2	-
INPUTS SCL A	ND SILD						
tL	input LOW time		710	_	710	_	ns
<u>-∟</u> t <sub>H</sub>	input HIGH time		710	_	710	_	ns
t <sub>r</sub>	input rise time		_	240	_	240	ns
t <sub>f</sub>	input fall time		_	240	_	240	ns
READ MODE (C							1
t <sub>dLD</sub>	delay time SILD to SDA valid		-	25	_	25	ns
t <sub>PD</sub>	propagation delay SCL to SDA		_	950	-	950	ns
t <sub>dLZ</sub>	delay time SILD to SDA high-impedance		_	50	_	50	ns
t <sub>suCLR</sub>	set-up time SCL to		480	-	480	-	ns


### SAA7824


SYMBOL	PARAMETER	CONDITIONS	NORMAL MODE		LOCK-TO-DISC MODE		
			MIN.	MAX.	MIN.	MAX.	
t <sub>hCLR</sub> hold time SILD to SCL			830	-	830	-	ns
WRITE MODE (	C <sub>L</sub> = 20 pF)	•		·			
t <sub>sD</sub> set-up time SDA to SCL			0	-	0	-	ns
t <sub>hD</sub>	hold time SCL to SDA		950	_	950	-	ns
t <sub>sCL</sub>	set-up time SCL to SILD		480	-	480	-	ns
t <sub>hCL</sub> hold time SILD to SCL			120	-	120	-	ns
delay between two SILD pulses			70	-	70	-	ns
t <sub>dWZ</sub> delay time SDA to SILD high-impedance		0	-	0	-	ns	


#### Notes

- 1. The 4-wire bus mode microcontroller interface timing for writing to decoder registers 0 to F, and reading Q-channel subcode and decoder status, is a function of the overspeed factor 'n'. In the lock-to-disc mode the maximum data rate is lower.
- 2. Negative set-up time means that the data may change after clock transition.











### 14 APPLICATION INFORMATION








SAA7824

### CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control

### 15 PACKAGE OUTLINE

LQFP80: plastic low profile quad flat package; 80 leads; body 12 x 12 x 1.4 mm



SOT315-1

#### 16 SOLDERING

## 16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### 16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### 16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

#### 16.5 Suitability of surface mount IC packages for wave and reflow soldering methods

	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW <sup>(2)</sup>	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable	
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	
SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable	

#### Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### SAA7824

### 17 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### **18 DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **19 DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

SAA7824

### 20 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R04/03/pp89

Date of release: 2003 Oct 01

Document order number: 9397 750 12009

SCA75

Let's make things better.





Philips Semiconductors